ADIN1100CCPZ-R7 datasheet(78/80 Pages) AD

78 / 80 page

Data Sheet

ADIN1100

analog.com

Rev. B | 78 of 80

Table 140. Bit Descriptions for FG_DONE

Bits

Bit Name

Description

Reset

Access

[15:1]

RESERVED

Reserved.

0x0

FG_DONE

Frame Generator Done. This bit reads as 1 to indicate that the generation of frames has completed. When set, this bit

goes high and it latches high until it is unlatched by reading.

0x0

R LH

RMII Configuration Register

Device Address: 0x1F; Register Address: 0x8050, Reset: 0x0006, Name: RMII_CFG

Table 141. Bit Descriptions for RMII_CFG

Bits

Bit Name

Description

Reset

Access

[15:1]

RESERVED

Reserved.

0x3

RMII_TXD_CHK_EN

RMII TXD Check Enable. This bit determines whether or not TXD_1 to TXD_0 are monitored to detect the

start of a frame. It allows the RMII receiver CRS_DV signal to be connected to the RMII TX_EN signal. It is

mainly intended for debug and test purposes.

0x0

R/W

MAC Interface Loopbacks Configuration Register

Device Address: 0x1F; Register Address: 0x8055, Reset: 0x000A, Name: MAC_IF_LOOPBACK

MAC interface loopbacks configuration.

Table 142. Bit Descriptions for MAC_IF_LOOPBACK

Bits

Bit Name

Description

Reset

Access

[15:4]

RESERVED

Reserved.

0x0

MAC_IF_REM_LB_RX_SUP_EN

Suppress RX Enable. Suppress receiver to the MAC when MAC_IF_REM_LB_EN is set.

0x1

R/W

MAC_IF_REM_LB_EN

MAC Interface Remote Loopback Enable. Receive data is looped back to the transmitter.

0x0

R/W

MAC_IF_LB_TX_SUP_EN

Suppress Transmission Enable. Suppress transmission to the PHY when MAC_IF_LB_EN is

set.

0x1

R/W

MAC_IF_LB_EN

MAC Interface Loopback Enable. Transmit data is looped back to the receiver.

0x0

R/W

MAC Start of Packet (SOP) Generation Control Register

Device Address: 0x1F; Register Address: 0x805A, Reset: 0x001B, Name: MAC_IF_SOP_CNTRL

Table 143. Bit Descriptions for MAC_IF_SOP_CNTRL

Bits

Bit Name

Description

Reset

Access

[15:6]

RESERVED

Reserved.

0x0

MAC_IF_TX_SOP_LEN_CHK_EN

Enable TX SOP Preamble Length Check.

0x0

R/W

MAC_IF_TX_SOP_SFD_EN

Enable TX SOP Signal Indication on start of frame delimiter (SFD).

0x1

R/W

MAC_IF_TX_SOP_DET_EN

Enable the Generation of the TX SOP Indication Signal.

0x1

R/W

MAC_IF_RX_SOP_LEN_CHK_EN

Enable RX SOP Preamble Length Check. If this bit is set and no SFD is received, the RX

SOP signal indication is set after eight bytes. Otherwise, the RX SOP is not set if no SFD is

received in the first eight bytes.

0x0

R/W

MAC_IF_RX_SOP_SFD_EN

Enable RX SOP Signal Indication on SFD Reception. If both MAC_IF_RX_SOP_DET_EN

and MAC_IF_RX_SOP_SFD_EN are set, the RX SOP signal is set when the SFD is

received. Otherwise, the RX SOP is set when RX_DV is set. The RX SOP signal remains

set until the end of the frame.

0x1

R/W

MAC_IF_RX_SOP_DET_EN

Enable the Generation of the RX SOP Indication Signal.

0x1

R/W

ADIN1100CCPZ-R7 Scheda tecnica(PDF) 78 Page - Analog Devices

ADIN1100CCPZ-R7 Scheda tecnica(HTML) 78 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Scheda tecnica Scarica

Link URL