ELANSC310 datasheet(30/119 Pages) AMD

30 / 119 page

Élan™SC310 Microcontroller Data Sheet

PREL IMINARY

PIN DESCRIPTIONS

Descriptions of the ÉlanSC310 microcontroller pins are

organized into the following functional groupings:

n Memory bus interface

n System interface

n Keyboard interface

n Parallel port interface

n Serial port interface

n Power management interface

n Miscellaneous interface

n Local bus interface

n Maximum ISA bus interface

n JTAG-boundary scan interface

n Reset and power

MEMORY BUS INTERFACE

CAS1H [SRCS3], CAS1L [SRCS2],

CAS0H [SRCS1], CAS0L [SRCS0]

Column Address Strobe (Outputs; Active Low)

Column Address Strobe indicates to DRAM that a valid

column address is present on the MA10–MA0 lines.

Two CAS signals are allocated to each 16-bit bank, one

per byte.

When SRAM, instead of DRAM, is configured as main

memory, SRCS3, SRCS2, SRCS1, and SRCS0 are the

alternate pin functions corresponding to CAS1H,

CAS1L

, CAS0H, and CAS0L respectively. Each pin se-

lects a byte in one of two possible 16 bit wide SRAM

banks. The SRAM functionality is selected via firm-

ware. In this mode, all four of these outputs are active

Low. For more information about SRCS3–SRCS0, see

page 41.

DOSCS

DOS ROM Chip Select (Output; Active Low)

The DOS ROM Chip Select is an active Low output that

provides the chip select function for the Flash/ROM

array banks that are used to hold the operating system

or application code. DOSCS is used to select the DOS

ROMs and can be configured to respond to direct ad-

dressing or Memory Management System (MMS) ad-

dressing.

MA11–MA0/SA23–SA12

Memory Address (Outputs; Active High)

Memory address lines for multiplexed and nonmulti-

plexed memory devices; their effect depends on the

system configuration and the type of bus cycle.

n When the system is configured as DRAM, the

MA10–MA0 signals are multiplexed outputs and

convey the row address during RAS assertion and

column address during CAS assertion.

n When system memory is configured as SRAM,

MA11–MA0 output the system addresses, SA12–

SA23, and are used in conjunction with SA1–SA11.

n For cycles that are not targeted to system memory

or internal I/O, MA11–MA0 are used to provide non-

multiplexed ISA-type address signals SA23–SA12,

as shown in Table 11. See also SA11–SA0 on

page 32.

MWE

Write Enable (Output; Active Low)

Write Enable is the write command strobe for the

DRAM and SRAM devices.

RAS1–RAS0

Row Address Strobe (Output; Active Low)

Row Address Strobe indicates to DRAM that a valid

row address is present on the MA11–MA0 lines. One

RAS signal is allocated for each DRAM bank, one per

word.

ROMCS

BIOS ROM Chip Select (Output; Active Low)

BIOS ROM Chip Select is an active Low output that

provides the chip select function for the Flash/ROM ar-

ray. ROMCS is used to select the BIOS ROM, and can

be configured to respond to direct addressing or MMS

addressing. When configured for direct addressing, the

BIOS ROM can reside at one or all of the following ad-

dress ranges:

0F0000h–0FFFFFh

0E0000h–0EFFFFh

0D0000h–0DFFFFh

0C0000h–0CFFFFh

0A0000h–0AFFFFh

The BIOS ROM chip select is also active for accesses

into the 64K segment that contains the boot vector, at

address FF0000h to FFFFFFh.

For more information about the ROMCS pin, see the

Using 16-Bit ROMCS Designs in ÉlanTMSC300 and

ÉlanSC310 Microcontrollers Application Note, order

#21825.

Table 11.

Non-Multiplexed Address Signals

Provided by MA11–MA0

11 10

9876543210

12 13 23 22 21 20 19 18 17 16 15 14

ELANSC310 Scheda tecnica(PDF) 30 Page - Advanced Micro Devices

ELANSC310 Scheda tecnica(HTML) 30 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL