Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

DRV8860PWPR Scheda tecnica(PDF) 16 Page - Texas Instruments

Il numero della parte DRV8860PWPR
Spiegazioni elettronici  DRV8860x 38-V 8-Channel Serial Interface Low-Side Driver
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI2 [Texas Instruments]
Homepage  https://www.ti.com
Logo TI2 - Texas Instruments

DRV8860PWPR Scheda tecnica(HTML) 16 Page - Texas Instruments

Back Button DRV8860PWPR Datasheet HTML 12Page - Texas Instruments DRV8860PWPR Datasheet HTML 13Page - Texas Instruments DRV8860PWPR Datasheet HTML 14Page - Texas Instruments DRV8860PWPR Datasheet HTML 15Page - Texas Instruments DRV8860PWPR Datasheet HTML 16Page - Texas Instruments DRV8860PWPR Datasheet HTML 17Page - Texas Instruments DRV8860PWPR Datasheet HTML 18Page - Texas Instruments DRV8860PWPR Datasheet HTML 19Page - Texas Instruments DRV8860PWPR Datasheet HTML 20Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 45 page
background image
LATCH
CLK
DIN 1
DOUT 1 / DIN 2
1
2
3
4
5
6
7
8
xx
xx
xxx
9
10
11
12
13
14
15
16
xxxxxxxxxxxx
Data Register 1
xxxxxxxxxxxxxxxxxxxxx
Old Data Register Contents ± Device #1
xxxx
xxxx
xxxx
xxxx
A_D8
A_D7
A_D6
A_D5
A_D4
A_D3
A_D2
A_D1
A_D8
A_D7
A_D6
A_D5
A_D4
A_D3
A_D2
A_D1
B_D8
B_D7
B_D6
B_D5
B_D4
B_D3
B_D2
B_D1
Data B
Data Register 2
xxxxxxxxxxxxxxxxxxxxx
xxxxxxxxxxxxxxxxxxxxx
Old Data Register Contents ± Device #2
Data A
LATCH
CLK
DIN
1
2
3
4
5
6
7
8
xxxx
xxxx
xxxx
xxxxx
xxxxx
Data Register
xxxxxxxxxxxx
xxxxxxxxxxxx
xxxxxxxxxx
xxxxxxxxxx
xxxxxxxxxx
A_D8
A_D7
A_D6
A_D5
A_D4
A_D3
A_D2
A_D1
Data A
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Old Data Register Contents
DRV8860, DRV8860A
SLRS065E – SEPTEMBER 2013 – REVISED NOVEMBER 2015
www.ti.com
8.5 Programming
8.5.1 Serial Control Interface
DRV8860 is using a daisy chain serial interface. Data is latched into the register on the rising edge of the LATCH
pin. Data is clocked in on the rising edge of CLK when writing, and data is clocked out on the falling edge of CLK
when reading.
8.5.1.1 Data Writing Waveform
Figure 11. Writing Data Register – Single Device
Figure 12. Writing Data Register – Daisy Chan
Figure 13. Writing Data Register – Data Flow
16
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DRV8860 DRV8860A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com