AS7225 datasheet(20/76 Pages) AMSOSRAM

20 / 76 page

Document Feedback

AS7225

I²C Slave Interface

Datasheet

• PUBLIC

DS000496

• v2-00 • 2019-Jun-28

│ 19

8.2

I²C Virtual Register Write Access

I²C Virtual Resister Byte Write, detailed below, shows the pseudocode necessary to write virtual

registers on the AS7225. Note that, because the actual registers of interest are realized as virtual

registers, a means of indicating whether there is a pending read or write operation of a given virtual

used as a marker. If it is 1, then a write is pending, otherwise the slave is expecting a virtual read

operation. The pseudocode illustrates the proper technique for polling of the I²C slave status register

to ensure the slave is ready for each transaction.

8.2.1

I²C Virtual Register Byte Write

Pseudocode

Poll I²C slave STATUS register;

If TX_VALID bit is 0, a write can be performed on the interface;

Send a virtual register address and set the MSB of the register address to 1

to indicate the pending write;

Poll I²C slave STATUS register;

If TX_VALID bit is 0, the virtual register address for the write has been

received and the data may now be written;

Write the data.

Sample Code

#define I2C_AS72XX_SLAVE_STATUS_REG

0x00

#define I2C_AS72XX_SLAVE_WRITE_REG

0x01

#define I2C_AS72XX_SLAVE_READ_REG

0x02

#define I2C_AS72XX_SLAVE_TX_VALID

0x02

#define I2C_AS72XX_SLAVE_RX_VALID

0x01

void i2cm_AS72xx_write(uint8_t virtualReg, uint8_t d)

{

volatile uint8_t status ;

while (1)

{

AS7225 Scheda tecnica(PDF) 20 Page - ams-OSRAM AG

AS7225 Scheda tecnica(HTML) 20 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Scheda tecnica Scarica

Link URL