Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

R7KA8M2AFDCAM Scheda tecnica(PDF) 147 Page - Renesas Technology Corp

Il numero della parte R7KA8M2AFDCAM
Spiegazioni elettronici  Renesas Microcontrollers
PDF  295 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R7KA8M2AFDCAM Scheda tecnica(HTML) 147 Page - Renesas Technology Corp

Back Button R7KA8M2AFDCAM Datasheet HTML 143Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 144Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 145Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 146Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 147Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 148Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 149Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 150Page - Renesas Technology Corp R7KA8M2AFDCAM Datasheet HTML 151Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 147 / 295 page
background image
Table 2.57
I/O ports, POEG, GPT, AGT, ULPT and ADC trigger timing (2 of 4)
GPT32 Conditions:
Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.
If GPT pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.
AGT Conditions:
Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.
Parameter
Symbol
Min
Max
Unit
Test conditions
POEG
POEG input trigger pulse width
tPOEW
3
—
tPcyc
Figure 2.54
Output disable time
Input level
detection of
the GTETRGn
pin (via flag)
tPOEGDI
—
2
PCLK
B +
0.34
µs
Figure 2.55
When the digital
noise filter is
not in use
(POEGGn.NFEN = 0
(n = A to D))
Detection of
the output
stopping signal
from GPT
(deadtime
error,
simultaneous
high output, or
simultaneous
low output)
tPOEGDE
—
0.5
µs
Figure 2.56
Edge detection
signal from a
comparator
tPOEGDC
—
3
PCLK
B +
0.5
µs
Figure 2.57
The time is that
when the noise
filter for ACMPHS
is not in use
(CMPCTL.CDFS
[1:0] = 00b) and
excludes the time
for detection by
ACMPHS.
Register
setting
tPOEGDS
—
0.3
µs
Figure 2.58
Time for access to
the register is not
included.
Oscillation stop
detection
tPOEGDOS —
1.3
µs
Figure 2.59
Level detection
signal from a
comparator
tPOEGDDC —
0.5
µs
Figure 2.60
The time is that
when the noise
filter for ACMPHS
is not in use
(CMPCTL.CDFS
[1:0] = 00b) and
excludes the time
for detection by
ACMPHS.
RA8M2 Datasheet
2. Electrical Characteristics
R01DS0438EJ0130 Rev.1.30
Feb 27, 2026
Page 147 of 295



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com