| Motore di ricerca datesheet componenti elettronici |
|
R5F566TFCDFB Scheda tecnica(PDF) 75 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F566TFCDFB Scheda tecnica(HTML) 75 Page - Renesas Technology Corp |
|
75 / 151 page ![]() R01DS0315EJ0130 Rev.1.30 Page 75 of 151 Oct 06, 2023 RX66T Group 2. Electrical Characteristics Note 1. Supply current values are measured when all output pins are unloaded and all input pull-up resistors are disabled. Note 2. Peripheral module clocks are supplied. This does not include operations as BGO (background operations). Note 3. ICC depends on f (ICLK) as follows. (when ICLK : PCLKA : PCLKB : PCLKC : PCLKD : BCLK : BCLK pin = 4 : 2 : 1 : 4 : 1 : 1 : 1 and EXTAL = 16 MHz) • G version product ICC Max. = 0.394 × f + 19 (full operation in normal operating mode) ICC Typ. = 0.099 × f + 5 (normal operation in normal operating mode) ICC Max. = 0.144 × f + 19 (sleep mode) Note 4. This does not include operations as BGO (background operations). Whether the peripheral module clocks are supplied or stopped is controlled only by the bit settings in the module stop control registers A to D. Note 5. When peripheral module clocks are stopped, each clock frequency is set for division by 64, and the frequencies of FCLK, BCLK, PCLKA, PCLKB, PCLKC, PCLKD, and the BCLK pin are the same. Note 6. This is an increase caused by program/erase operation to the code flash memory or data flash memory during executing the user program. Table 2.7 DC Characteristics (3) (Products with 64 Kbytes of RAM, G version) Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V, VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, Ta = Topr Item Symbol G version Unit Test Conditions Min. Typ. Max. Supply current*1 Full operation*2 ICC*3 — — 82 mA ICLK = 160 MHz PCLKA = 80 MHz PCLKB = 40 MHz PCLKC = 160 MHz PCLKD = 40 MHz FCLK = 40 MHz BCLK = 40 MHz BCLK pin = 40 MHz Normal operation Peripheral module clocks are supplied*4 —21— Peripheral module clocks are stopped *4, *5 —12— CoreMark Peripheral module clocks are stopped *4, *5 —21— Sleep mode: Peripheral module clocks are supplied*4 —18 42 All module clock stop mode (reference value) — 9.4 28 Increase current by BGO operation*6 —13— Increase current by operating Trusted Secure IP — 3.9 5.0 Software standby mode — 0.9 11.2 VOLSR.PGAVLS = 1 Deep software standby mode — 14 26 µA VOLSR.PGAVLS = 1 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |