R5F566TFCDFB datasheet(84/151 Pages) RENESAS

84 / 151 page

R01DS0315EJ0130 Rev.1.30

Page 84 of 151

Oct 06, 2023

RX66T Group

2. Electrical Characteristics

2.4

AC Characteristics

Note 1. This restriction is only applied when a 12-bit A/D converter is to be used.

Note 2. This restriction is only applied when flash memory is to be programmed or erased.

Note 3. The maximum frequencies of each clock based on the frequency of ICLK are listed below.

ICLK = 160 MHz, PCLKA = 80 MHz, PCLKB = 40 MHz, PCLKC = 160 MHz, PCLKD = 40 MHz, FCLK = 40 MHz, BCLK =

40 MHz, BCLK pin output = 40 MHz

ICLK = 120 MHz, PCLKA = 120 MHz, PCLKB = 60 MHz, PCLKC = 120 MHz, PCLKD = 60 MHz, FCLK = 60 MHz,

BCLK = 60 MHz, BCLK pin output = 30 MHz

Table 2.16

Operating Frequency

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,

VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,

Ta = Topr

Item

Symbol

Min.

Typ.

Max.*3

Unit

Test Conditions

System clock (ICLK)

—

160

MHz

Peripheral module clock (PCLKA)

—

120

Peripheral module clock (PCLKB)

—

Peripheral module clock (PCLKC)

—

160

Peripheral module clock (PCLKD)

8*1

—

AVCC0 = AVCC1 = AVCC2 ≥ 4.5 V

8*1

—

AVCC0 = AVCC1 = AVCC2 < 4.5 V

Flash-IF clock (FCLK)

4*2

—60

External bus clock (BCLK)

—

BCLK pin output

—

VCC ≥ 4.5 V,

High-drive output is selected in the

driving ability control register.

——

USB clock (UCLK)

—

R5F566TFCDFB Scheda tecnica(PDF) 84 Page - Renesas Technology Corp

R5F566TFCDFB Scheda tecnica(HTML) 84 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL