R8C datasheet(140/199 Pages) RENESAS

140 / 199 page

R8C/10 Group

16. Electrical Characteristics

Rev.1.20 Jan 27, 2006

page 130 of 180

REJ09B0019-0120

Table 16.3 A/D Conversion Characteristics

Standard

Min.Typ.

Max.

–Resolution

Bit

Vref =VCC

SymbolParameterMeasuring conditionUnit

LSB

±3

RLADDER

tCONV

Ladder resistance

Conversion time

Reference voltage

Analog input voltage

VIA

VREF

VCC(4)

Vref

NOTES:

1. VCC=AVCC=2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C, unless otherwise specified.

2. If fAD exceeds 10 MHz, divide the fAD and hold A/D operating clock frequency (ØAD) 10 MHz or below.

3. If the AVcc is less than 4.2V, divide the fAD and hold A/D operating clock frequency (ØAD) fAD/2 or below.

4. Hold Vcc=Vref.

øAD=10 MHz, Vref=Vcc=5.0V

VREF=VCC

–

Absolute

accuracy

–

10 bit mode

8 bit mode

øAD=10 MHz, Vref=Vcc=5.0V

±2

LSB

10 bit mode

8 bit mode

øAD=10 MHz, Vref=Vcc=3.3V(3)

±5LSB

øAD=10 MHz, Vref=Vcc=3.3V(3)

±2LSB

Ω

10 bit mode

8 bit mode

øAD=10 MHz, Vref=Vcc=5.0V

3.3

2.8

µs

A/D operating

clock frequency(2)

Without sample & hold

With sample & hold

0.25

MHz

1.0

MHz

Table 16.4 Flash Memory Version Electrical Characteristics

Byte program time

Block erase time

Program, Erase voltage

Read voltage

0.4

µs

Parameter

Standard

Min.Typ.Max

Unit

NOTES:

1. VCC1=AVcc=2.7 to 5.5V at Topr = 0 to 60 °C, unless otherwise specified.

2. The data hold time includes time that the power supply is off or the clock is not supplied.

Measuring condition

Symbol

–

Program, Erase temperature

2.7

400

5.5

°C

–

Time delay from suspend request until erase

suspend

td(SR-ES)

–

Program/erase endurance

100

times

–

Data hold time(2)

Ambient

temperature=55 °C

year

–

Erase Suspend Request Interval

Table 16.5 Power Circuit Timing Characteristics

Symbol

Standard

Typ.

Unit

Measuring condition

Min.Max.

Parameter

2000

NOTES:

1. The measuring condition is Vcc=AVcc=2.7 to 5.5 V and Topr=25 °C.

2. This shows the waiting time until the internal power supply generating circuit is stabilized during powering-on.

3. This shows the time until BCLK starts from the interrupt acknowledgement to cancel stop mode.

150

td(R-S)

STOP release time(3)

µs

td(P-R)

Time for internal power supply stabilization during powering-on(2)

µs

R8C Scheda tecnica(PDF) 140 Page - Renesas Technology Corp

R8C Scheda tecnica(HTML) 140 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL