R8C datasheet(165/199 Pages) RENESAS

165 / 199 page

R8C/10 Group

Rev.1.20 Jan 27, 2006

page 155 of 180

REJ09B0019-0120

17.4.5 Full Status Check

When an error occurs, the FMR06 to FMR07 bits in the FMR0 register are set to “1”, indicating occur-

rence of each specific error. Therefore, execution results can be verified by checking these status bits

(full status check). Table 17.6 lists errors and FMR0 register status. Figure 17.12 shows a full status

check flowchart and the action to be taken when each error occurs.

Table 17.6 Errors and FMR0 Register Status

FRM00 register

(status register)

status

Error

Error occurrence condition

FMR07

FMR06

(SR5)

(SR4)

Command

• When any command is not written correctly

sequence error • When invalid data was written other than those that can be writ-

ten in the second bus cycle of the Block Erase command (i.e.,

other than ‘D016’ or ‘FF16’)(1)

•When executing the program command or block erase command

while rewriting is disabled using the FMR02 bit in the FMR0 regis-

ter, the FMR15 or FMR16 bit in the FMR1 register.

• When inputting and erasing the address in which the Flash

memory is not allocated during the erase command input.

• When executing to erase the block which disables rewriting dur-

ing the erase command input.

• When inputting and writing the address in which the Flash

memory is not allocated during the write command input.

• When executing to write the block which disables rewriting during

the write command input.

Erase error

• When the Block Erase command was executed but not automati-

cally erased correctly

Program error

• When the Program command was executed but not automatically

programmed correctly.

NOTES:

1. Writing ‘FF16’ in the second bus cycle of these commands places the microcomputer in read array

mode, and the command code written in the first bus cycle is nullified.

17.4 CPU Rewrite Mode

R8C Scheda tecnica(PDF) 165 Page - Renesas Technology Corp

R8C Scheda tecnica(HTML) 165 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL