 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
H8SX1663 Scheda tecnica(PDF) 332 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX1663 Scheda tecnica(HTML) 332 Page - Renesas Technology Corp |
|
|
332 / 1158 page  Section 6 Bus Controller (BSC) Rev.1.00 Jun. 07, 2006 Page 280 of 1102 REJ09B0294-0100 Some DRAMs with the self-refresh mode have a given time between cancellation of the self- refresh mode and the subsequent command issued cycle. From one to seven of precharge cycles immediately after cancellation of the self-refresh mode can be inserted. Normal precharge is also performed according to bits TPC1 and TPC0 in DRACCR. Set the precharge time including the normal precharge so that the precharge time immediately after a self-refresh cycle is optimal. Figure 6.80 shows a timing example when one precharge cycle is added. T r TR p1 TR c2 TR c3 T c1 T c2 T p Address bus Software standby SDRAM space write Data bus SD φ CS Precharge-sel RAS CAS WE PALL ACTV WRITE NOP NOP DQMUU, DQMUL DQMLU, DQMLL CKE BS RD/ WR Figure 6.80 Timing Example when 1 Precharge Cycle Added (TPC2 to TPC0 = H'1, TPC1 = 0, TPC0 = 0) |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
