Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

6402 Scheda tecnica(PDF) 4 Page - Intel Corporation

Il numero della parte 6402
Spiegazioni elettronici  Advanced Memory Buffer
PDF  250 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  INTEL [Intel Corporation]
Homepage  http://www.intel.com
Logo INTEL - Intel Corporation

6402 Scheda tecnica(HTML) 4 Page - Intel Corporation

  6402 Datasheet HTML 1Page - Intel Corporation 6402 Datasheet HTML 2Page - Intel Corporation 6402 Datasheet HTML 3Page - Intel Corporation 6402 Datasheet HTML 4Page - Intel Corporation 6402 Datasheet HTML 5Page - Intel Corporation 6402 Datasheet HTML 6Page - Intel Corporation 6402 Datasheet HTML 7Page - Intel Corporation 6402 Datasheet HTML 8Page - Intel Corporation 6402 Datasheet HTML 9Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 250 page
background image
4
Intel® 6400/6402 Advanced Memory Buffer Datasheet
4.1.1
Absolute Maximum Ratings ......................................................................37
4.1.2
Operating DC Parameters ........................................................................37
4.1.3
AMB Power Specifications ........................................................................38
4.2
FB-DIMM Electrical Timing Specifications...............................................................44
4.3
DDR2 DRAM Interface Electrical Specifications .......................................................45
4.4
DDR2 Electrical Output Timing Specifications .........................................................46
4.4.1
Description of DQ/DQS Alignment .............................................................46
4.4.2
Description of ADD/CMD/CNTL Outputs......................................................46
4.4.3
Test Load Specification ............................................................................46
4.4.4
tDVA and tDVB Parameter Description .......................................................46
4.4.5
tjit and tjitHP Parameter Description..........................................................46
4.4.6
tCVA, tCVB, tECVA and tECVB Parameter Description...................................47
4.4.7
tDQSCK Timing Parameter Description.......................................................47
4.4.8
DQ and CB (ECC) Setup/Hold Relationships to/from DQS
(Read Operation)....................................................................................48
4.4.9
Write Preamble Duration..........................................................................49
4.4.10 Write Postamble Duration ........................................................................49
4.4.11 Advance Memory Buffer Component Electrical Timing Summary ....................50
4.4.12 Reference DDR2 Interface Package Trace Lengths .......................................51
4.5
SMBUS Interface ...............................................................................................51
4.6
Miscellaneous I/O (1.5 Volt CMOS Driver) .............................................................51
4.7
Thermal Diode and Analog to Digital Converter (ADC).............................................51
4.7.1
Thermal Sensor Effects on the AMB’s
Functional Behavior.................................................................................52
5
Debug and Logic Analyzer Mode...............................................................................53
5.1
Logic Analyzer Interface (LAI) Mode .....................................................................53
5.1.1
LAI Mode Architecture .............................................................................54
5.1.2
LAI Mode Clocking ..................................................................................55
5.1.3
LAI Mode Pins ........................................................................................55
5.1.4
LAI Mode Signal Definitions ......................................................................56
5.1.5
LAI to DDR Pin Mapping...........................................................................57
5.1.6
FBD to LAI Signal Mapping .......................................................................58
5.1.7
LAI to DDR Pin Timing .............................................................................59
5.1.8
LAI Features ..........................................................................................60
5.1.9
LAI Block Diagram ..................................................................................67
5.2
Normal Mode Debug Features..............................................................................68
5.2.1
Normal Mode Debug Triggers ...................................................................68
5.2.2
Error Injection........................................................................................68
6Errors ......................................................................................................................71
6.1
Types of Errors and Responses ............................................................................71
6.1.1
FBD Link Errors ......................................................................................71
6.1.2
DDR Errors ............................................................................................73
6.1.3
Host Protocol Errors ................................................................................73
6.1.4
Other Errors...........................................................................................74
6.2
Error Logging ....................................................................................................74
6.2.1
Error Logging Procedure ..........................................................................74
6.3
Fail Over Mode Support ......................................................................................75
6.4
Failback to Pass-Thru .........................................................................................75
7SMBus Interface ......................................................................................................77
7.1
System Management Access ...............................................................................77
7.1.1
SMBus 2.0 Specification Compatibility........................................................77
7.1.2
Supported SMBus Commands...................................................................77
7.1.3
FBD AMB Register Access Protocols ...........................................................78
7.1.4
SMBus Error Handling..............................................................................81
7.1.5
SMBus Resets ........................................................................................81



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com