| Motore di ricerca datesheet componenti elettronici |
|
MD3872 Scheda tecnica(PDF) 1 Page - Supertex, Inc |
|
|
|||||||||||||||||||||||||||||
MD3872 Scheda tecnica(HTML) 1 Page - Supertex, Inc |
|
1 / 24 page ![]() Supertex inc. Supertex inc. www.supertex.com MD3872 Doc.# DSFP-MD3872 B060413 Block Diagram Low Power, Low Noise Ultrasound Receive Front-End Eight-Channels of LNA, VGA, AAF, CPS & 12-Bit, 50MHz ADCs Features ► 1.8V Analog/Digital supply ► 3.3V supply for CW Doppler output bias ► Fully differential inputs and outputs ► SPI programmable LNA gain = 14dB/18dB ► LNA input range 480mV PP/300mVPP ► Dual mode active input impedance matching ► 1.1nV/√Hz Input Voltage Noise at 5.0MHz ► 1.0pA/√Hz Input Current Noise at 5.0MHz ► 0 to -47dB Linear-in-dB variable Gain of VCA ► 4 PGA Gain settings: 23.5, 29.0, 34.5 & 40.0dB ► Third Order Anti-Aliasing Filter (AAF) ► Program/Auto-tracking AAF (6.6~15MHz) ► Integrated 8×8 Cross-Point Switch (CPS) ► SNR 66dB, SFDR 74dB for ADC ► Built-in reference voltage ► LVDS per ANSI-644 ► Fast overload recovery time ► Low power 95mW/ch, 50mW/ch CW Applications ► Medical ultrasound imaging ► Portable ultrasound instrumentation ► Transducer signal processing General Description The MD3872 is an eight-channel front-end receiver for medical ultrasound imaging. Its excellent low power dynamic performance is especially suitable for portable ultrasound applications. The circuit of each channel is composed of a 14dB/18dB low noise pre-amplifier (LNA), a voltage- controlled attenuator (VCA or TGC), a programmable gain amplifier (PGA), an anti-aliasing filter (AAF) and an analog-to-digital (ADC) converter. The gain and gain range of the VGA can be digitally configured separately. The gain of the PGA can be set to one of four discrete values: 23.5dB, 29dB, 34.5dB or 40dB. The VCA can be continuously varied by a control voltage from -47dB to a maximum of 0dB. In CW mode, an integrated trans-conductance amplifier is driven by the LNA to generate differential output current. The resulting signal currents of each channel then connect to an 8×8 differential cross-point switch which can be programmed through the SPI. The 12-bit ADC is based on a pipeline structure to provide high static linearity. The data, clock, and frame alignment signal outputs are serial LVDS in binary format for each channel. CLK+ CLK- FLEX SW1 PA1- IN1+ IN1- SW2 PA2- IN2+ IN2- SW8 PA8- IN8+ IN8- CM0-8 SPI Data Ser. & LVDS CWX+ CWX- FCLK+ FCLK- OUT1+ OUT1- OUT2+ OUT2- OUT8+ OUT8- EBC RBIAS CSB PDWN STBY CWVDD (+3.3V) DVDD (+1.8V) AVDD (+1.8V) AAF ADC 12bits AAF ADC 12bits AAF ADC 12bits LNA + - LNA + - LNA + - + - PLL Reference CW-SW 16 9 6 X CLK CW1-8± TGC GSC SCK REF+ EXT VREF REF- SDI SDO DGND VGA VGA VGA |
Codice articolo simile - MD3872 |
|
Descrizione simile - MD3872 |
|
|
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |