AX2000 datasheet(51/262 Pages) MICROSEMI

51 / 262 page

Axcelerator Family FPGAs

Re vi s i on 18

2 - 37

Timing Characteristics

Table 2-28 • 1.8V LVCMOS I/O Module

Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 1.7 V, TJ = 70°C

–2 Speed

–1 Speed

Std Speed

Parameter

Description

Min.

Max.

Min.

Max.

Min.

Max.

Units

LVCMOS18 Output Module Timing

tDP

Input Buffer

3.26

3.71

4.37

tPY

Output Buffer

4.55

5.18

6.09

tENZL

Enable to Pad Delay through the Output

Buffer—Z to Low

2.82

2.83

2.84

tENZH

Enable to Pad Delay through the Output

Buffer—Z to High

3.43

3.45

3.46

tENLZ

Enable to Pad Delay through the Output

Buffer—Low to Z

6.01

6.85

8.05

tENHZ

Enable to Pad Delay through the Output

Buffer—High to Z

6.73

7.67

9.01

tIOCLKQ

Sequential Clock-to-Q for the I/O Input

0.67

0.77

0.90

tIOCLKY

Clock-to-output Y for the I/O Output

0.67

0.77

0.90

tSUD

Data Input Set-Up

0.23

0.27

0.31

tSUE

Enable Input Set-Up

0.26

0.30

0.35

tHD

Data Input Hold

0.00

tHE

Enable Input Hold

0.00

tCPWHL

Clock Pulse Width High to Low

0.39

tCPWLH

Clock Pulse Width Low to High

0.39

tWASYN

Asynchronous Pulse Width

0.37

tREASYN

Asynchronous Recovery Time

0.13

0.15

0.17

tHASYN

Asynchronous Removal Time

0.00

tCLR

Asynchronous Clear-to-Q

0.23

0.27

0.31

tPRESET

Asynchronous Preset-to-Q

0.23

0.27

0.31

AX2000 Scheda tecnica(PDF) 51 Page - Microsemi Corporation

AX2000 Scheda tecnica(HTML) 51 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL