R5F110PH datasheet(64/153 Pages) RENESAS

64 / 153 page

RL78/L1C

2. ELECTRICAL SPECIFICATIONS (A: TA = -40 to +85 °C)

R01DS0192EJ0200 Rev. 2.00

Page 64 of 149

Feb 21, 2014

Note 1.

The value must also be equal to or less than fMCK/4.

Note 2.

Use it with VDD

 Vb.

Note 3.

Set the fMCK value to keep the hold time of SCLr = “L” and SCLr = “H”.

Caution

Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the N-ch

open drain output (VDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port

output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

(10) Communication at different potential (1.8 V, 2.5 V) (simplified I2C mode)

(TA = -40 to +85 °C, 1.8 V  VDD  3.6 V, VSS = 0 V)

Parameter

Symbol

Conditions

HS (high-speed main)

Mode

LS (low-speed main)

Mode

LV (low-voltage main)

Mode

Unit

MIN.

MAX.

MIN.

MAX.

MIN.

MAX.

SCLr clock

frequency

fSCL

2.7 V

 VDD  3.6 V, 2.3 V  Vb < 2.7 V,

Cb = 50 pF, Rb = 2.7 k



1000

Note 1

300 Note 1

kHz

2.7 V

 VDD  3.6 V, 2.3 V  Vb <2.7 V,

Cb = 100 pF, Rb = 2.7 k



400 Note 1

300 Note 1

kHz

1.8 V

 VDD < 3.3 V, 1.6 V  Vb  2.0 V Note 2,

Cb = 100 pF, Rb = 5.5 k



400 Note 1

300 Note 1

kHz

Hold time

when SCLr

= “L”

tLOW

2.7 V

 VDD  3.6 V, 2.3 V  Vb < 2.7 V,

Cb = 50 pF, Rb = 2.7 k



475

1550

2.7 V

 VDD  3.6 V, 2.3 V  Vb <2.7 V,

Cb = 100 pF, Rb = 2.7 k



1150

1550

1.8 V

 VDD < 3.3 V, 1.6 V  Vb  2.0 V Note 2,

Cb = 100 pF, Rb = 5.5 k



1550

Hold time

when SCLr

= “H”

tHIGH

2.7 V

 VDD  3.6 V, 2.3 V  Vb < 2.7 V,

Cb = 50 pF, Rb = 2.7 k



200

610

2.7 V

 VDD  3.6 V, 2.3 V  Vb < 2.7 V,

Cb = 100 pF, Rb = 2.7 k



600

610

1.8 V

 VDD < 3.3 V, 1.6 V  Vb  2.0 V Note 2,

Cb = 100 pF, Rb = 5.5 k



610

Data setup

time

(reception)

tSU:DAT

2.7 V

 VDD  3.6 V, 2.3 V  Vb < 2.7 V,

Cb = 50 pF, Rb = 2.7 k



1/fMCK +

135 Note 3

1/fMCK +

190 Note 3

1/fMCK +

190 Note 3

2.7 V

 VDD  3.6 V, 2.3 V  Vb < 2.7 V,

Cb = 100 pF, Rb = 2.7 k



1/fMCK +

190 Note 3

1/fMCK +

190 Note 3

1/fMCK +

190 Note 3

1.8 V

 VDD < 3.3 V, 1.6 V  Vb  2.0 V Note 2,

Cb = 100 pF, Rb = 5.5 k



1/fMCK +

190 Note 3

1/fMCK +

190 Note 3

1/fMCK +

190 Note 3

Data hold

time

(transmission)

tHD:DAT

2.7 V

 VDD  3.6 V, 2.3 V  Vb < 2.7 V,

Cb = 50 pF, Rb = 2.7 k



305

2.7 V

 VDD  3.6 V, 2.3 V  Vb < 2.7 V,

Cb = 100 pF, Rb = 2.7 k



355

1.8 V

 VDD < 3.3 V, 1.6 V  Vb  2.0 V Note 2,

Cb = 100 pF, Rb = 5.5 k



405

R5F110PH Scheda tecnica(PDF) 64 Page - Renesas Technology Corp

R5F110PH Scheda tecnica(HTML) 64 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL