DP83849CVSSLASHNOPB datasheet(62/101 Pages) TI1

62 / 101 page

www.national.com

7.2 Extended Registers - Page 0

7.2.1 False Carrier Sense Counter Register (FCSCR)

This counter provides information required to implement the “False Carriers” attribute within the MAU managed object

class of Clause 30 of the IEEE 802.3u specification.

7.2.2 Receiver Error Counter Register (RECR)

This counter provides information required to implement the “Symbol Error During Carrier” attribute within the PHY man-

aged object class of Clause 30 of the IEEE 802.3u specification.

7.2.3 100 Mb/s PCS Configuration and Status Register (PCSR)

This register contains control and status information for the 100BASE Physical Coding Sublayer.

Table 33. False Carrier Sense Counter Register (FCSCR), address 14h

Bit

Bit Name

Default

Description

15:8

RESERVED

0, RO

RESERVED: Writes ignored, Read as 0

7:0

FCSCNT[7:0]

0, RO/COR

False Carrier Event Counter:

This 8-bit counter increments on every false carrier event. This

counter sticks when it reaches its max count (FFh).

Table 34. Receiver Error Counter Register (RECR), address 15h

Bit

Bit Name

Default

Description

15:8

RESERVED

0, RO

RESERVED: Writes ignored, Read as 0

7:0

RXERCNT[7:0]

0, RO/COR

RX_ER Counter:

When a valid carrier is present and there is at least one occurrence

of an invalid data symbol, this 8-bit counter increments for each re-

ceive error detected. This event can increment only once per valid

carrier event. If a collision is present, the attribute will not incre-

ment. The counter sticks when it reaches its max count.

Table 35. 100 Mb/s PCS Configuration and Status Register (PCSR), address 16h

Bit

Bit Name

Default

Description

15:12

RESERVED

<00>, RO

RESERVED: Writes ignored, Read as 0.

FREE_CLK

0, RW

Receive Clock:

1 = RX_CLK is free-running

0 = RX_CLK phase adjusted based on alignment

TQ_EN

0, RW

100Mbs True Quiet Mode Enable:

1 = Transmit True Quiet Mode.

0 = Normal Transmit Mode.

SD FORCE PMA

0,RW

Signal Detect Force PMA:

1 = Forces Signal Detection in PMA.

0 = Normal SD operation.

DP83849CVS/NOPB Scheda tecnica(PDF) 62 Page - Texas Instruments

DP83849CVS/NOPB Scheda tecnica(HTML) 62 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL