Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

PDSP16488AMA Scheda tecnica(PDF) 14 Page - Mitel Networks Corporation

Il numero della parte PDSP16488AMA
Spiegazioni elettronici  Single Chip 2D Convolver with Integral Line Delays
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  MITEL [Mitel Networks Corporation]
Homepage  http://www.mitel.com
Logo MITEL - Mitel Networks Corporation

PDSP16488AMA Scheda tecnica(HTML) 14 Page - Mitel Networks Corporation

Back Button PDSP16488AMA Datasheet HTML 10Page - Mitel Networks Corporation PDSP16488AMA Datasheet HTML 11Page - Mitel Networks Corporation PDSP16488AMA Datasheet HTML 12Page - Mitel Networks Corporation PDSP16488AMA Datasheet HTML 13Page - Mitel Networks Corporation PDSP16488AMA Datasheet HTML 14Page - Mitel Networks Corporation PDSP16488AMA Datasheet HTML 15Page - Mitel Networks Corporation PDSP16488AMA Datasheet HTML 16Page - Mitel Networks Corporation PDSP16488AMA Datasheet HTML 17Page - Mitel Networks Corporation PDSP16488AMA Datasheet HTML 18Page - Mitel Networks Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 30 page
background image
PDSP16488A MA
14
FUNCTION
X15:0 Not delayed
X15:0 Delayed
Internal sum not shifted
Internal sum multiplied by 256
I/P to line stores not delayed
I/P to line stores delayed by 4
I/P to line stores delayed by 8
I/P to line stores delayed by 12
Un-signed pixel data input
2's complement pixel data input
Add 0 to 7 clock delays to DELOP
output.
CODE
0
1
0
1
00
01
10
11
0
1
XXX
BIT
0
0
1
1
3:2
3:2
3:2
3:2
4
4
7:5
REGISTER D Bit Allocation
BIT 0
If this bit is set the expansion data input is delayed
by four pixel clocks before it is added to the present
convolver
output. It is used in multiple device
systems when the partial window width is 8 pixels.
BIT 1
When this bit is set the internal sum is shifted to the
left by 8 places before being added to the expan-
sion input. It is used when two devices are used,
each in an 8 bit pixel mode, to fabricate a 16 bit
pixel mode.
BITS 3::2 These bits define the delays on both sets of pixel
inputs before entering the line stores. The delays
are always identical on both sets.
BIT 4
When this bit is set the convolver interprets 8 or 16
bit pixels as 2's complement signed numbers
BIT 7:5
These bits add 0 to 7 additional clock delays to
those selected by Register C, bits 3:1.
ABSOLUTE MAXIMUM RATINGS [See Notes]
Supply voltage Vcc
-0.5V to 7.0V
Input voltage V
IN
-0.5V to Vcc + 0.5V
Output voltage V
OUT
-0.5V to Vcc + 0.5V
Clamp diode current per pin I
K (see note 2)
18mA
Static discharge voltage (HMB)
500V
Storage temperature T
S
-65
°C to 150°C
Max. junction temperature Military
150
°C
Package power dissipation
3000mW
Thermal resistances, junction to case ø
JC
5
°C/W
NOTES ON MAXIMUM RATINGS
1. Exceeding these ratings may cause permanent damage.
Functional operation under these conditions is not implied.
2. Maximum dissipation or 1 second should not be exceeded,
only one output to be tested at any one time.
3. Exposure to absolute maximum ratings for extended
periods may affect device reliablity.
4. Current is defined as negative into the device.
Characteristic
Output high voltage
Output low voltage
Input high voltage
Input low voltage
Input leakage current
Input capacitance
Output leakage current
Output S/C current
STATIC ELECTRICAL CHARACTERISTICS
Operating Conditions (unless otherwise stated)
T
amb =-55°C
to +125
°C. V
cc = 5.0v ± 10%
NOTE: Signal pins
PC0, X15, MASTER, SINGLE, BYPASS and 0V have pull-up resistors in the range 15k
Ω to 200kΩ.
Signal pins
PROG and DS require external pull-up resistors in EPROM mode.
Conditions
I
OH = 4mA
I
OL = -4mA
Except CLK,
RES = 4V
GND < V
IN < VCC.No internal pull up
GND < V
OUT < VCC.No internal pull up
V
CC = Max
Min.
2.4
-
2.0
-
-10
-50
10
Value
Typ.
10
Symbol
V
OH
V
OL
V
IH
V
IL
I
IN
C
IN
I
OZ
I
SC
Max.
-
0.4
-
0.8
+10
+50
300
Units
V
V
V
V
µA
pF
µA
mA
Subgroup
1,2,3
1,2,3
1,2,3
1,2,3
1,2,3
1,2,3
*
*
*
*
*
*
Delay from output
high to output
high impedance
Test
Waveform - measurement level
Delay from output
low to output
high impedance
H
V
0.5V
V
0.5V
L
1.5V
0.5V
1.5V
0.5V
Delay from output
high impedance to
output low
Delay from output
high impedance to
output high
V
- Voltage reached when output driven high
V
- Voltage reached when output driven low
H
L



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com