Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

DP83936AVF Scheda tecnica(PDF) 79 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Il numero della parte DP83936AVF
Spiegazioni elettronici  Full Duplex SONICTM-T Systems-Oriented Network Interface Controller with Twisted Pair Interface
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  NSC [National Semiconductor (TI)]
Homepage  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83936AVF Scheda tecnica(HTML) 79 Page - National Semiconductor (TI)

Back Button DP83936AVF Datasheet HTML 75Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 76Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 77Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 78Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 79Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 80Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 81Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 82Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 83Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 104 page
background image
90 AC and DC Specifications (Continued)
MEMORY WRITE BMODE e 0 SYNCHRONOUS MODE (one wait-state shown)
TLF12597 – 60
Number
Parameter
20 MHz
25 MHz
33 MHz
Units
Min
Max
Min
Max
Min
Max
T9
BSCK to Address ValidHold Time
3
26
3
24
3
22
ns
T11
BSCK to ADS Low
26
24
22
ns
T11b
BSCK to ECS Low
19
17
15
ns
T12
BSCK to ADS High
24
22
20
ns
T12b
BSCK to ECS High
29
27
25
ns
T15
ADS High Width
45
35
25
ns
T32
RDYi Setup to BSCK
19
17
15
ns
T33
RDYi Hold from BSCK
5
3
3
ns
T36
BSCK to Memory Write Data ValidHold Time
350348
346
ns
(Note 2)
T37
BSCK to MWR (Write) Valid (Note 1)
24
22
20
ns
Note 1
For successive read operations MWR remains high
Note 2
One idle clock cycle (Ti) will be inserted between the last write cycle and the following read cycle in RDA and TDA operation Note that the data bus will
become TRI-STATE from the rising edge of the clock after the idle cycle (see T52 for BSCK to data TRI-STATE timing)
http
www nationalcom
79



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com