Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

MB90437LPF Scheda tecnica(PDF) 44 Page - Cypress Semiconductor

Il numero della parte MB90437LPF
Spiegazioni elettronici  16-bit Proprietary Microcontroller
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  CYPRESS [Cypress Semiconductor]
Homepage  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

MB90437LPF Scheda tecnica(HTML) 44 Page - Cypress Semiconductor

Back Button MB90437LPF Datasheet HTML 40Page - Cypress Semiconductor MB90437LPF Datasheet HTML 41Page - Cypress Semiconductor MB90437LPF Datasheet HTML 42Page - Cypress Semiconductor MB90437LPF Datasheet HTML 43Page - Cypress Semiconductor MB90437LPF Datasheet HTML 44Page - Cypress Semiconductor MB90437LPF Datasheet HTML 45Page - Cypress Semiconductor MB90437LPF Datasheet HTML 46Page - Cypress Semiconductor MB90437LPF Datasheet HTML 47Page - Cypress Semiconductor MB90437LPF Datasheet HTML 48Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 61 page
background image
MB90435 Series
DS07-13727-2E
43
(8) Hold Timing
(MB90F438L (S) /437L (S) /438L (S) : VCC
= 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
(MB90F439 (S) /439 (S) /V540G : VCC
= 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Note : There is more than 1 cycle from the time HRQ is read to the time the HAK is changed.
(9) UART0/1, Serial I/O Timing
(MB90F438L (S) /437L (S) /438L (S) : VCC
= 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
(MB90F439 (S) /439 (S) /V540G : VCC
= 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C)
Notes :
• AC characteristic in CLK synchronized mode.
• CL is load capacity value of pins when testing.
• For tCP (Machine clock cycle time) , refer to “ (1) Clock Timing”.
Parameter
Symbol
Pin name
Condition
Value
Units
Remarks
Min
Max
Pin floating
→HAK↓time
tXHAL
HAK
⎯
30
tCP
ns
HAK
↑time→Pin valid time
tHAHV
HAK
tCP
2 tCP
ns
Parameter
Symbol
Pin name
Condition
Value
Units Remarks
Min
Max
Serial clock cycle time
tSCYC
SCK0 to SCK2
Internal clock opera-
tion output pins are
CL
= 80 pF + 1 TTL.
8 tCP
⎯
ns
SCK
↓→SOT delay time
tSLOV
SCK0 to SCK2,
SOT0 to SOT2
−80
80
ns
Valid SIN
→SCK↑
tIVSH
SCK0 to SCK2,
SIN0 to SIN2
100
⎯
ns
SCK
↑→Valid SIN hold time
tSHIX
SCK0 to SCK2,
SIN0 to SIN2
60
⎯
ns
Serial clock “H” pulse width
tSHSL
SCK0 to SCK2
External clock oper-
ation output pins are
CL
= 80 pF + 1 TTL.
4 tCP
⎯
ns
Serial clock “L” pulse width
tSLSH
SCK0 to SCK2
4 tCP
⎯
ns
SCK
↓→SOT delay time
tSLOV
SCK0 to SCK2,
SOT0 to SOT2
⎯
150
ns
Valid SIN
→SCK↑
tIVSH
SCK0 to SCK2,
SIN0 to SIN2
60
⎯
ns
SCK
↑→Valid SIN hold time
tSHIX
SCK0 to SCK2,
SIN0 to SIN2
60
⎯
ns
HAK
tXHAL
tHAHV
2.4 V
0.8 V
2.4 V
2.4 V
0.8 V
0.8 V
Each pin
High impedance
• Hold Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com