AD9957SLASHPCBZ datasheet(43/61 Pages) AD

43 / 61 page

Data Sheet

AD9957

Rev. F | Page 43 of 61

validation result latch; otherwise, a Logic 0 is stored. The state

of validation result latch appears at the SYNC_SMP_ERR pin.

The validation result latch is in a reset state whenever the sync

receiver is disabled, which forces the SYNC_SMP_ERR pin to a

Logic 0 state. To reset the validation result latch when the sync

receiver is active, however, requires the use of the Sync Timing

Validation Disable bit in the multichip sync register. To make a

setup/hold validation measurement is a two-step process. First,

write a Logic 1 to the sync timing validation disable bit. Then,

to make a measurement, write a Logic 0. The first action resets

the validation result latch and holds it in a reset state; the

second action releases the reset state and enables the validation

result latch to capture a setup/hold validation measurement.

Each time a new setup/hold validation check is desired, this

two-step procedure must be performed.

Because the programmed value of the sync validation delay

establishes the time window for a setup/hold measurement,

the amount of delay is an important consideration for proper

operation of the validation block. The value chosen should

represent a small fraction of the SYSCLK period. For example,

if the SYSCLK frequency is 1 GHz (1000 ps period), then a

reasonable sync validation delay value is 4 (~300 ps). This

allows the validation block to ensure that the local SYSCLK

and the delayed SYNC_IN edges exhibit at least 300 ps of

timing separation. Choosing too large a value can cause the

validation block to indicate a setup/hold violation when one

does not exist. Choosing too small a value can cause the

validation block to miss a setup/hold violation when one

actually exists.

SYNC

PULSE

SYSCLK

DELAY

SYNC VALIDATION

DELAY

SYNC_SMP_ERR

SYNC RECEIVER

SYNC TIMING VALIDATION DISABLE

SETUP

VALIDATION

HOLD

VALIDATION

SETUP AND HOLD VALIDATION

CLOCK

GENERATION

LOGIC

FROM

SYNC

RECEIVER

DELAY

LOGIC

D Q

DELAY

RISING EDGE

DETECTOR

AND STROBE

GENERATOR

Figure 58. Sync Timing Validation Block

AD9957/PCBZ Scheda tecnica(PDF) 43 Page - Analog Devices

AD9957/PCBZ Scheda tecnica(HTML) 43 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Scheda tecnica Scarica

Link URL