Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD9957/PCBZ Scheda tecnica(PDF) 17 Page - Analog Devices

Il numero della parte AD9957/PCBZ
Spiegazioni elettronici  1 GSPS Quadrature Digital Upconverter
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD9957/PCBZ Scheda tecnica(HTML) 17 Page - Analog Devices

Back Button AD9957/PCBZ Datasheet HTML 13Page - Analog Devices AD9957/PCBZ Datasheet HTML 14Page - Analog Devices AD9957/PCBZ Datasheet HTML 15Page - Analog Devices AD9957/PCBZ Datasheet HTML 16Page - Analog Devices AD9957/PCBZ Datasheet HTML 17Page - Analog Devices AD9957/PCBZ Datasheet HTML 18Page - Analog Devices AD9957/PCBZ Datasheet HTML 19Page - Analog Devices AD9957/PCBZ Datasheet HTML 20Page - Analog Devices AD9957/PCBZ Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 61 page
background image
Data Sheet
AD9957
Rev. F | Page 17 of 61
QUADRATURE MODULATION MODE
A block diagram of the AD9957 operating in QDUC mode is
shown in Figure 26; grayed items are inactive. The parallel input
accepts 18-bit I- and Q-words in time-interleaved fashion. That
is, an 18-bit I-word is followed by an 18-bit Q-word, then the
next 18-bit I-word, and so on. One 18-bit I-word and one 18-bit
Q-word together comprise one internal sample. The data assem-
bler and formatter de-interleave the I- and Q-words so that each
sample propagates along the internal data pathway in parallel
fashion. Both I and Q data paths are active; the parallel data
clock (PDCLK) serves to synchronize the input of I/Q data to
the AD9957.
The PROFILE0, PROFILE1, PROFILE2, and I/O_UPDATE pins
are also synchronous to the PDCLK.
The DDS core provides a quadrature (sine and cosine) local
oscillator signal to the quadrature modulator, where the
interpolated I and Q samples are multiplied by the respective
phase of the carrier and summed together, producing a
quadrature modulated data stream. This data stream is routed
through the inverse sinc filter (optionally), and the output
scaling multiplier. Then it is applied to the 14-bit DAC to
produce the quadrature modulated analog output signal.
PDCLK
I/Q IN
DAC_RSET
IOUT
IOUT
TxENABLE
DAC GAIN
OUTPUT
SCALE
FACTOR
θ
CLOCK
8
SYSCLK
PLL
÷2
REF_CLK
REF_CLK
REFCLK_OUT
XTAL_SEL
AD9957
ω
cos (ωt+θ)
sin (ωt+θ)
2
2
DDS
AUX
DAC
8-BIT
POWER
DOWN
CONTROL
18
I
Q
IS
QS
18
18
16
16
OSK
INTERNAL CLOCK TIMING AND CONTROL
DAC
14-BIT
FTW
PW
PARALLEL DATA
TIMING AND CONTROL
RAM
SERIAL I/O
PORT
PROGRAMMING
REGISTERS
3
I Q
IS QS
Figure 26. Quadrature Modulation Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com