V54C3128804VAT datasheet(9/43 Pages) MOSEL

9 / 43 page

MOSEL VITELIC

V54C3128804VAT

V54C3128804VAT Rev. 1.4 November 2000

Precharge Command

There is also a separate precharge command

available. When RAS and WE are low and CAS is

high at a clock timing, it triggers the precharge

operation. Three address bits, BA0, BA1 and A10

are used to define banks as shown in the following

list. The precharge command can be imposed one

clock before the last data out for CAS latency = 2,

two clocks before the last data out for CAS latency

= 3. Writes require a time delay twr from the last

data out to apply the precharge command.

Bank Selection by Address Bits:

Burst Termination

Once a burst read or write operation has been ini-

tiated, there are several methods in which to termi-

nate the burst operation prematurely. These

methods include using another Read or Write Com-

mand to interrupt an existing burst operation, use a

Precharge Command to interrupt a burst cycle and

close the active bank, or using the Burst Stop Com-

mand to terminate the existing burst operation but

leave the bank open for future Read or Write Com-

mands to the same page of the active bank. When

interrupting a burst with another Read or Write

Command care must be taken to avoid I/O conten-

tion. The Burst Stop Command, however, has the

fewest restrictions making it the easiest method to

use when terminating a burst operation before it has

been completed. If a Burst Stop command is issued

during a burst write operation, then any residual

data from the burst write cycle will be ignored. Data

that is presented on the I/O pins before the Burst

Stop Command is registered will be written to the

memory.

A10

BA0

BA1

Bank 0

Bank 1

Bank 2

Bank 3

all Banks

Recommended Operation and Characteristics for LV-TTL

TA = 0 to 70 °C; VSS = 0 V; VCC,VCCQ = 3.3 V ± 0.3 V

Note:

All voltages are referenced to VSS.

VIH may overshoot to VCC + 2.0 V for pulse width of < 4ns with 3.3V. VIL may undershoot to -2.0 V for pulse width < 4.0 ns with

3.3V. Pulse width measured at 50% points with amplitude measured peak to DC reference.

Parameter

Symbol

Limit Values

Unit

Notes

min.

max.

Input high voltage

VIH

2.0

Vcc+0.3

1, 2

Input low voltage

VIL

– 0.3

0.8

1, 2

Output high voltage (IOUT = –4.0 mA)

VOH

2.4

–

Output low voltage (IOUT = 4.0 mA)

VOL

–

0.4

Input leakage current, any input

(0 V < VIN < 3.6 V, all other inputs = 0 V)

II(L)

– 55

µA

Output leakage current

(DQ is disabled, 0 V < VOUT < VCC)

IO(L)

– 55

µA

V54C3128804VAT Scheda tecnica(PDF) 9 Page - Mosel Vitelic, Corp

V54C3128804VAT Scheda tecnica(HTML) 9 Page - Mosel Vitelic, Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

Scheda tecnica Scarica

Link URL