AX6800X datasheet(22/57 Pages) ASIX

22 / 57 page

AX6800x

2/4-Port USB KVM Switch SoC

Table 1-14: PS2 Pin Description

PS2 Interface

Pin Name

Type

Pin No

Pin Description

100

PS2A_CK B5/T/4m -

PS2 controller A ClocK line

(18).

PS2A_CK is a tri-stateable output, which requires an external pull-up

resistor.

PS2A_D

B5/T/4m -

PS2 controller A Data line

(18).

PS2A_D is a tri-stateable output, which requires an external pull-up resistor.

PS2B_CK B5/T/4m -

PS2 controller B ClocK line

(18).

PS2B_CK is a tri-stateable output, which requires an external pull-up

resistor.

PS2B_D

B5/T/4m -

PS2 controller B Data line

(18).

PS2B_D is a tri-stateable output, which requires an external pull-up resistor.

Note 18: To enable these multi-function pins, please set MP3_74_PSEL = 1 in HWCFG offset 0x002.

Table 1-15: Power, Ground Pin Description

Power, Ground

Pin Name

Type

Pin No

Pin Description

100

VDDIO

8, 22, 37,

11, 37,

58, 94

Digital Power for I/O pins, 3.3V.

Please add a 0.1uF bypass capacitor between each VCCIO and

GND.

VDDK

3, 12, 18,

27, 33,

44, 59

5, 19, 30,

44, 51,

67, 90

Digital Power for core, 1.8V.

Please add a 0.1uF bypass capacitor between each VCCK and

GND.

VSS

13, 61, 96 Digital Ground for core and I/O pins.

VDD_FLASH P

Power for flash memory pin, 1.8V.

VSS_FLASH P

Ground for flash memory pin.

AX6800X Scheda tecnica(PDF) 22 Page - ASIX Electronics Corporation

AX6800X Scheda tecnica(HTML) 22 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

Scheda tecnica Scarica

Link URL