ST25DV16KC-JF8D3 datasheet(68/203 Pages) STMICROELECTRONICS

68 / 203 page

6.1.2

Stop condition

Stop is identified by a rising edge of serial data (SDA) while the serial clock (SCL) is stable and driven high.

A Stop condition terminates communication between the device and the bus master. A Read command that

is followed by NoAck can be followed by a Stop condition to force the device into the Standby mode. A Stop

condition at the end of a Write command triggers the internal write cycle.

6.1.3

Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether a bus master or a

slave device, releases the serial data (SDA) after sending eight bits of data. During the 9th clock pulse period, the

receiver pulls the SDA low to acknowledge the receipt of the eight data bits.

6.1.4

Data input

During data input, the device samples serial data (SDA) on the rising edge of the serial clock (SCL). For correct

device operation, the SDA must be stable during the rising edge of the SCL, and the SDA signal must change

only when the SCL is driven low.

6.2

I²C timeout

During the execution of an I²C operation, RF communications are not possible.

To prevent RF communication freezing due to inadvertent indeterminate instructions sent to the I²C bus, the

ST25DVxxKC features a timeout mechanism that automatically resets the I²C logic block.

6.2.1

I2C timeout on Start condition

I2C communication with the ST25DVxxx starts with a valid Start condition, followed by a device select code.

If the delay between the Start condition and the following rising edge of the serial clock (SCL) that samples the

most significant of the device select exceeds the tSTART_OUT time (see Table 249. I2C DC characteristics up to

85 °C and Table 250. I2C DC characteristics up to 125 °C), the I²C logic block is reset and further incoming data

transfer is ignored until the next valid Start condition.

Figure 31. I²C timeout on Start condition

SCL

SDA

tSTART_OUT

Start

condition

6.2.2

I2C timeout on clock period

During data transfer on the I2C bus, if the serial clock pulse width high (tCHCL) or serial clock pulse width low

(tCLCH) exceeds the maximum value specified in Table 251. I2C AC characteristics up to 85 °C and Table 252. I2C

AC characteristics up to 125 °C, the I2C logic block is reset and any further incoming data transfer is ignored until

the next valid Start condition.

ST25DV04KC ST25DV16KC ST25DV64KC

I²C timeout

DS13519 - Rev 3

page 68/203

ST25DV16KC-JF8D3 Scheda tecnica(PDF) 68 Page - STMicroelectronics

ST25DV16KC-JF8D3 Scheda tecnica(HTML) 68 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL