| Motore di ricerca datesheet componenti elettronici |
|
DSP56004ROM Scheda tecnica(PDF) 41 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56004ROM Scheda tecnica(HTML) 41 Page - Freescale Semiconductor, Inc |
|
41 / 82 page ![]() Specifications External Memory Interface (EMI) SRAM Timing MOTOROLA DSP56004/D, Rev. 3 2-17 EXTERNAL MEMORY INTERFACE (EMI) SRAM TIMING (CL = 50 pF + 2 TTL Loads) Figure 2-12 CAS before RAS Refresh Cycle Table 2-10 External Memory Interface (EMI) SRAM Timing No. Characteristics Symbol Expression 50 MHz 66 MHz 81 MHz Unit Min Max Min Max Min Max 91 Address Valid and CS Assertion Pulse Width tRC, tWC 4 × T C – 11 + Ws × T C 69 — 50 — 38.4 — ns 92 Address Valid to RD or WR Assertion tAS TC + TL – 13 17 — 10 — 5.5 — ns 93 RD or WR Assertion Pulse Width tWP 2 × T C – 5 + Ws × T C 35—23— 20 — ns 94 RD or WR Deassertation to RD or WR Assertion —2 × T C – 11 29 — 19 — 13.7 — ns 95 RD or WR Deassertation to Address not Valid tWR TH – 6 4—2— 0.2 — ns 96 Address Valid to Input Data Valid tAA, tAC 3 × TC + TL –15 + Ws × T C — 55 — 38 — 28.2 ns 97 RD Assertion to Input Data Valid tOE 2 × T C – 15 + Ws × T C —25—15 — 9.7 ns MRAS MCAS Data In MD0–MD7 83 81 84 85 88 82 87 89 86 AA0266 Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |