 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
DSP56004ROM Scheda tecnica(PDF) 56 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56004ROM Scheda tecnica(HTML) 56 Page - Freescale Semiconductor, Inc |
|
|
56 / 82 page  2-32 DSP56004/D, Rev. 3 MOTOROLA Specifications Serial Host Interface (SHI) I2C Protocol Timing Example: for CL = 50 pF, RP = 2 kΩ, f = 88 MHz, Bypassed Filter mode: The master, when operating with a DSP56004 SHI I2C slave with an 88 MHz operating frequency, must generate a bus free time greater than 36 ns (T172 slave). Thus, the minimum permissible tI2CCP is 56 × TC which gives a bus free time of at least 41 ns (T172 master). This implies a maximum I2C serial frequency of 1010 kHz. In general, bus performance may be calculated from the CL and RP of the bus, the Input Filter modes and operating frequencies of the master and the slave. Table 2-15 contains the expressions required to calculate all relevant performance timing for a given CL and RP. Table 2-15 SHI Improved I2C Protocol Timing Improved I2C (CL = 50 pF, RP = 2 kΩ) No. Char. Sym. Mode Filter Mode Expression 50 MHz2 66 MHz3 81 MHz4 U n i t Min Max Min Max Min Max — Tolerable Spike Width on SCL or SDA bypassed narrow wide 0 20 100 — — — 0 20 100 — — — 0 20 100 — — — 0 20 100 ns ns ns 171 SCL Serial Clock Cycle tSCL master slave bypassed narrow wide bypassed narrow wide tI2CCP + 3 × TC+72 +tr tI2CCP + 3 × TC + 245 + tr tI2CCP + 3 × TC + 535 + tr 4 × T C + TH + 172 + tr 4 × T C + TH + 366 + tr 4 × T C + TH + 648 + tr 1050 1263 1593 500 694 976 — — — — — — 1007 1225 1591 478 672 954 — — — — — — 989 1212 1576 466 660 942 — — — — — — ns ns ns ns ns ns 172 Bus Free Time tBUF master slave bypassed narrow wide bypassed narrow wide 0.5 × t I 2CCP – 42 – tr 0.5 × t I 2CCP – 42 – tr 0.5 × t I 2CCP – 42 – tr 2 × T C + 11 2 × T C + 35 2 × T C + 70 60 80 100 51 75 110 — — — — — — 46 68 102 41 65 100 — — — — — — 41.1 65.8 103 35.7 59.7 94.7 — — — — — — ns ns ns ns ns ns 173 Start Condition Set-up Time tSU;STA slave bypassed narrow wide 12 50 150 12 50 150 — — — 12 50 150 — — — 12 50 150 — — — ns ns ns Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
