 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
IMX8ULPCEC Scheda tecnica(PDF) 74 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX8ULPCEC Scheda tecnica(HTML) 74 Page - NXP Semiconductors |
|
|
74 / 105 page  PDM_CLK PDM_DATAn trh trs tfh tfs Left Data Right Data Left Data Right Data High Impedance High Impedance High Impedance Figure 28. Input/Output TIming Requirements 6.2.4 EPDC timing specifications The following table containg the EPDC timing specifications, AXI bus clock domain: 316.8 MHz PIX clock domain: 300 MHz Table 53. EPDC timing specifications Parameter EPDC IO ports Note EPDC output skew GDCLK Minimize the output skew to be <1/4 EPDC internal pixel clock cycle. GDSP GDRL SDCLK SDCLKN SDLE SDOEZ SDOED SDOE SDDO[*] SDCE[*] SDSHR EPDC input skew PWRSTAT Minimize the input skew to be <1/4 EPDC AXI bus clock cycle. PWRIRQ EPDC output skew BDR[*] Minimize the output skew to be <1/4 EPDC AXI bus clock cycle. PWRCTRL[*] PWRWAKE PWRCOM NXP Semiconductors Specifications—LPAV domain i.MX 8ULP Applications Processor—Commercial Products, Rev. 1, 09/2023 Data Sheet: Technical Data 74 / 105 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
