| Motore di ricerca datesheet componenti elettronici |
|
CC1010-RTR1 Scheda tecnica(PDF) 30 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
CC1010-RTR1 Scheda tecnica(HTML) 30 Page - Texas Instruments |
|
30 / 152 page ![]() CC1010 SWRS047 Page 30 of 152 EICON (0xD8) - Extended Interrupt Control Bit Name R/W Reset value Description 7 SMOD1 R/W 0 Serial Port 1 baud rate doubler enable / disable 0 : Serial Port 1 baud rate is normal 1 : Serial Port 1 baud rate is doubled 6 - R1 1 Reserved, read as 1 5 FDIE R/W 0 Flash / Debug interrupt enable 0 : Interrupt is disabled 1 : Interrupt is enabled (independent of IE.EA) 4 FDIF R/W 0 Flash / Debug interrupt flag FDIF is set by hardware when an 8051-initiated write to Flash program memory is completed or a TRAP instruction is executed. FDIF may also be set by software. FDIF must be cleared by software before exiting the ISR. 3 RTCIF R/W 0 Real-time clock interrupt flag RTCIF is set by hardware when an interrupt request is generated from the real-time clock. RTCIF may also be set by software. RTCIF must be cleared by software before exiting the ISR. 2 - R0 0 Reserved, read as 0 1 - R0 0 Reserved, read as 0 0 - R0 0 Reserved, read as 0 EXIF (0x91) - Extended Interrupt Flag Bit Name R/W Reset value Description 7 TF3 R/W 0 Timer 3 interrupt flag. TF3 is set by hardware when an interrupt request is generated from Timer 3. TF3 may also be set by software. TF3 must be cleared by software before exiting the ISR. 6 ADIF R/W 0 ADC / DES Interrupt flag. ADIF is set by hardware when an interrupt request is generated from the ADC block ( ADCON2.ADCIF) or by the DES Encryption / Decryption block ( CRPCON.CRPIF). These interrupts must also be enabled by setting ADCON2.ADCIE and CRPCON.CRPIE. ADIF may also be set by software. ADIF must be cleared by software before exiting the ISR 5 TF2 R/W 0 Timer 2 interrupt flag. TF2 is set by hardware when an interrupt request is generated from Timer 2. TF2 may also be set by software. TF2 must be cleared by software before exiting the ISR 4 RFIF R/W 0 RF Transmit / receive interrupt flag. RFIF is set by hardware when an interrupt request is generated from the RF transceiver block. RFIF may also be set by software. RFIF must be cleared by software before exiting the ISR. 3 - R1 1 Reserved, read as 1 2 - R0 0 Reserved, read as 0 1 - R0 0 Reserved, read as 0 0 - R0 0 Reserved, read as 0 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |