CC1010-RTR1 datasheet(42/152 Pages) TI

42 / 152 page

CC1010

SWRS047

Page 42 of 152

15.12.12 Programming the Flash Memory

After the initialisation is completed, SPI

programming can be performed as follows:

•

Device identity can be verified using

the Read Signature Byte instruction.

•

Perform Chip Erase.

•

Load one page into the buffer using

the Load Program Memory Page

instruction.

•

Write the buffer to Flash by using the

Write

Program

Memory

Page

instruction.

•

Repeat the loading and writing of each

new page.

•

Programming can be verified using the

Read Program Memory instruction.

•

Set the lock bits using the Write Lock

Bits instruction.

•

Lock bits can be verified by using the

Read Lock Bits instruction.

15.13 8051 Flash Programming

Each of the 256 pages (128 bytes each) in

Flash

program

memory

can

programmed individually from the 8051.

The 8051 must be set in Idle Mode while

programming the Flash, since it has no

access to the program memory while the

writing is in progress.

The step for writing a page to Flash is

described as follows:

•

Set the correct write cycle time,

according

the

current

crystal

oscillator frequency, in the FLTIM

SFR. This number is used to generate

the timing to the on-chip Flash

interface, as was also done with SPI

Flash programming. It must be set so

that:

MHz

XOSC

≤

≤ FLTIM

•

The time used for programming a

Flash page is strongly dependent on

the setting in FLTIM. It is therefore

recommended to set FLTIM as low as

possible, as with the SPI Flash

programming.

•

Write the desired Flash page number

to the FLADR register.

•

Disable all interrupts except the Flash

/ Debug interrupt, which must be

enabled (through EICON.FDIE).

•

Store the 128 bytes of data to be

written in the external data memory.

The address of the first byte in the

buffer must be a multiple of 128.

•

Write the 4 most significant bits of the

RAM

buffer

address

FLCON.RMADR(3:0). Also set the bit

FLCON.WRFLASH.

•

Set the 8051 in Idle Mode by setting

PCON.IDLE. The Flash page is then

automatically

erased

and

programmed.

The sequence of the above steps is not

important. Flash programming is started

whenever

entering

Idle

Mode

while

FLCON.WRFLASH is set.

A Flash / Debug interrupt will be generated

when

the

page

write

operation

completed, which will get the 8051 out of

Idle Mode. An ISR must be present to

service the Flash / Debug interrupt.

CC1010-RTR1 Scheda tecnica(PDF) 42 Page - Texas Instruments

CC1010-RTR1 Scheda tecnica(HTML) 42 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL