USB97C100QFP datasheet(18/64 Pages) SMSC

18 / 64 page

SMSC DS – USB97C100

Page 18

Rev. 01/03/2001

Table 10 - Interrupt 0 Mask

IMR_0

(0x7F01- RESET=0xFF)

INTERRUPT 0 MASK REGISTER

BIT

NAME

R/W

DESCRIPTION

IRQ3

R/W

External interrupt input mask

0 = Enable Interrupt

1 = Mask Interrupt

IRQ2

R/W

External interrupt input mask

0 = Enable Interrupt

1 = Mask Interrupt

IRQ1

R/W

External interrupt input mask

0 = Enable Interrupt

1 = Mask Interrupt

IRQ0

R/W

External interrupt input mask

0 = Enable Interrupt

1 = Mask Interrupt

RX_PKT

R/W

Received Packet MMU Interrupt Mask

0 = Enable Interrupt

1 = Mask Interrupt

TX_EMPTY

R/W

Transmit Queue Empty MMU Interrupt

0 = Enable Interrupt

1 = Mask Interrupt

TX_PKT

R/W

Transmit Packet MMU Interrupt Mask

0 = Enable Interrupt

1 = Mask Interrupt

ISADMA

R/W

ISADMA Status Change Interrupt Mask

0 = Enable Interrupt

1 = Mask Interrupt

Table 11 - Interrupt 1 Source Register

ISR_1

(0x7F02- RESET=0x00)

INTERRUPT 1 SOURCE REGISTER

BIT

NAME

R/W

DESCRIPTION

[7:5]

Reserved

EOT

1 = The SIE returned to Idle State. Marks the end of each

transaction.

SOF

1 = When a Start of Frame token is correctly decoded.

Generated by the write strobe to the Frame Count register.

ALLOC

1 = MCU Software Allocation Request complete interrupt. This

interrupt is not generated for hardware (SIEDMA) allocation

requests.

RX_OVRN

1 = A receive condition has occurred that will stop the current

receive buffer to not be processed The SIE automatically

recovers from this condition after its cause has been

alleviated (e.g. any partially allocated packets will be released.

See Note 2).

PWR_MNG

1 = A wakeup or power management event in the WU_SRC_1

or WU_SRC_2 registers has gone active.

Notes:

These bits are cleared each time this register is read.

The RX_OVRN interrupt should be considered by firmware as a general Receive Overrun of the SIE, meaning

that a packet destined for the RAM buffer could not be received and was not acknowledged back to the Host.

The firmware should check to see if the RX Packet Number FIFO Register (RXFIFO) is full. If it is empty, then

there may be too many transmit packets queued for the device to receive anything, or the last packet may have

been corrupted on the wire. If it is not empty, then one or more receive packets must be dequeued before the

device can continue to receive packets. In the normal course of operation, the MCU should respond to a

RX_PKT interrupt as often as possible and let the buffering logic do its job.

USB97C100QFP Scheda tecnica(PDF) 18 Page - SMSC Corporation

USB97C100QFP Scheda tecnica(HTML) 18 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Scheda tecnica Scarica

Link URL