USB97C100QFP datasheet(56/64 Pages) SMSC

56 / 64 page

SMSC DS – USB97C100

Page 56

Rev. 01/03/2001

PARAMETER

SYM

CONDITIONS

(NOTE 1, 2, 3)

MIN

TYP

MAX

UNIT

Differential to EOP

transition Skew

TDEOP

Note 7 and

FIGURE 8

-2

Receiver Data Jitter

Tolerance

To next Transition

For Paired Transitions

TJR1

TJR2

Note 7 and FIGURE 9

-18.5

-9

18.5

9.0

Differential Data Jitter

To next Transition

For Paired Transitions

TXJR1

TXJR2

Note 7 and FIGURE 7

-18.5

-9

18.5

9.0

EOP Width at receiver

Must reject as EOP

Must Accept

TEOPR1

TEOPR2

Note 7 and

FIGURE 8

CABLE IMPEDANCE AND TIMING:

Cable Impedance (Full

Speed)

(45

Ω +/- 15%)

38.75

51.75

Ω

Cable Delay (One Way)

TCBL

FIGURE 6

Note 1: All voltages are measured from the local ground potential, unless otherwise specified.

Note 2: All timing use a capacitive load (CL) to ground of 50pF, unless otherwise specified.

Note 3: Full speed timings have a 1.5K

Ω pull-up to 2.8 V on the D+ data line.

Note 4: Measured from 10% to 90% of the data signals.

Note 5: The rising and falling edges should be smoothly transiting (monotonic).

Note 6: Timing differences between the differential data signals.

Note 7: Measured at crossover point of differential data signals.

Note 8: These are relative to the 24 MHz crystal.

FIGURE 10 - 8051 IO WRITE CYCLE

DATA VALID

AEN

SA[x]

nIOW

SD[x]

USB97C100QFP Scheda tecnica(PDF) 56 Page - SMSC Corporation

USB97C100QFP Scheda tecnica(HTML) 56 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Scheda tecnica Scarica

Link URL