USB97C100QFP datasheet(44/64 Pages) SMSC

44 / 64 page

SMSC DS – USB97C100

Page 44

Rev. 01/03/2001

Table 73 - Transmit FIFO Status Register D

TXSTAT_D

(0x7F63 - RESET=0x55)

TRANSMIT FIFO STATUS REGISTER D

BIT

NAME

R/W

DESCRIPTION

EP15TX_EMPTY

Endpoint 15 Transmit Packet FIFO Status

Bits [7:6]='11' Invalid

Bits [7:6]='10' Empty (No Packets queued)

Bits [7:6]='01' Full (5 Packets queued)

Bits [7:6]='00' Partially Full (1, 2, 3, or 4 Packets queued)

EP15TX_FULL

EP14TX_EMPTY

Endpoint 14 Transmit Packet FIFO Status

Bits [5:4]='11' Invalid

Bits [5:4]='10' Empty (No Packets queued)

Bits [5:4]='01' Full (5 Packets queued)

Bits [5:4]='00' Partially Full (1, 2, 3, or 4 Packets queued)

EP14TX_FULL

EP13TX_EMPTY

Endpoint 13 Transmit Packet FIFO Status

Bits [3:2]='11' Invalid

Bits [3:2]='10' Empty (No Packets queued)

Bits [3:2]='01' Full (5 Packets queued)

Bits [3:2]='00' Partially Full (1, 2, 3, or 4 Packets queued)

EP13TX_FULL

EP12TX_EMPTY

Endpoint 12 Transmit Packet FIFO Status

Bits [1:0]='11' Invalid

Bits [1:0]='10' Empty (No Packets queued)

Bits [1:0]='01' Full (5 Packets queued)

Bits [1:0]='00' Partially Full (1, 2, 3, or 4 Packets queued)

EP12TX_FULL

Table 74 - TX Management Register 1

TX_MGMT

(0x7F67 - RESET=0x00)

TX Management Register 1

BIT

NAME

R/W

DESCRIPTION

[7:1]

Reserved

MEM_DALL

R/W

Memory deallocate Mode

0 = Auto

1 = Manual deallocation, but the TX FIFO Pop is still

automatic.

This control bit selects between Auto and Manual memory

pages deallocation. This bit should be statically set at the

start of operation, and can not be changed during or if

about to transmit. This bit defaults to “0” for normal

operation. When set, the MCU handles freeing up the

memory pages.

USB97C100QFP Scheda tecnica(PDF) 44 Page - SMSC Corporation

USB97C100QFP Scheda tecnica(HTML) 44 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Scheda tecnica Scarica

Link URL