USB97C100QFP datasheet(29/64 Pages) SMSC

29 / 64 page

SMSC DS – USB97C100

Page 29

Rev. 01/03/2001

Table 35 - ISA Bus Status Mask Register

BUS_MASK

(0x7F74 - RESET=0xFF)

ISA BUS STATUS MASK REGISTER

BIT

NAME

R/W

DESCRIPTION

CH3RQ_MASK

R/W

Channel 3 DMA Request ISADMA Interrupt Mask

0 = Enable Interrupt

1 = Mask Interrupt

CH2RQ_MASK

R/W

Channel 2 DMA Request ISADMA Interrupt Mask

0 = Enable Interrupt

1 = Mask Interrupt

CH1RQ_MASK

R/W

Channel 1 DMA Request ISADMA Interrupt Mask

0 = Enable Interrupt

1 = Mask Interrupt

CH0RQ_MASK

R/W

Channel 0 DMA Request ISADMA Interrupt Mask

0 = Enable Interrupt

1 = Mask Interrupt

CH3TC_MASK

R/W

Channel 3 Terminal Count ISADMA Interrupt Mask

0 = Enable Interrupt

1 = Mask Interrupt

CH2TC_MASK

R/W

Channel 2 Terminal Count ISADMA Interrupt Mask

0 = Enable Interrupt

1 = Mask Interrupt

CH1TC_MASK

R/W

Channel 1 Terminal Count ISADMA Interrupt Mask

0 = Enable Interrupt

1 = Mask Interrupt

CH0TC_MASK

R/W

Channel 0 Terminal Count ISADMA Interrupt Mask

0 = Enable Interrupt

1 = Mask Interrupt

Table 36 - ISA I/O Window Base Register

IOBASE

(0x7F71 - RESET=0x00)

ISA I/O WINDOW BASE REGISTER

BIT

NAME

R/W

DESCRIPTION

[7:0]

SA[15:8]

R/W

When the 8051 reads or writes to the ISA I/O Window,

this register is combined with the 8 bit offset in the 256

byte window and presented as the 64k I/O Space address

during an 8051-ISA IOR or IOW cycle

Table 37 - ISA Memory Window Base Register

MEMBASE

(0x7F72 - RESET=0x00)

ISA MEMORY WINDOW BASE REGISTER

BIT

NAME

R/W

DESCRIPTION

[7:0]

SA[19:12]

R/W

When the 8051 reads or writes to the ISA Memory

Window, this register is combined with the 12 bit

offset in the 4k byte window and presented as the

1Mbyte Memory address during an 8051-ISA

MEMR or MEMW cycle.

USB97C100QFP Scheda tecnica(PDF) 29 Page - SMSC Corporation

USB97C100QFP Scheda tecnica(HTML) 29 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Scheda tecnica Scarica

Link URL