Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

DAC39RFS10 Scheda tecnica(PDF) 64 Page - Texas Instruments

Il numero della parte DAC39RFS10
Spiegazioni elettronici  DDS39RF10 and DDS39RFS10, 10.24GSPS to 20.48GSPS Dual and Single Channel, Multi-Nyquist Direct Digital Synthesizer (DDS)
PDF  175 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI2 [Texas Instruments]
Homepage  https://www.ti.com
Logo TI2 - Texas Instruments

DAC39RFS10 Scheda tecnica(HTML) 64 Page - Texas Instruments

Back Button DAC39RFS10 Datasheet HTML 60Page - Texas Instruments DAC39RFS10 Datasheet HTML 61Page - Texas Instruments DAC39RFS10 Datasheet HTML 62Page - Texas Instruments DAC39RFS10 Datasheet HTML 63Page - Texas Instruments DAC39RFS10 Datasheet HTML 64Page - Texas Instruments DAC39RFS10 Datasheet HTML 65Page - Texas Instruments DAC39RFS10 Datasheet HTML 66Page - Texas Instruments DAC39RFS10 Datasheet HTML 67Page - Texas Instruments DAC39RFS10 Datasheet HTML 68Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 175 page
background image
DAC
TRANSPORT
LAYER
SCRAMBLER
(Required)
SERDES
TX PHY
64b/66b
LINK LAYER
APPLICATION
LAYER
TRANSPORT
LAYER
DESCRAMBLER
(Required)
SERDES
RX PHY
64b/66b
LINK LAYER
Logic Device
JESD204C Block
DAC Device
JESD204C Block
ANALOG
CHANNEL
Figure 7-51. Simplified JESD204C Interface Diagram with 64b/66b Encoding
Not all optional features of JESD204C are supported by the device. The list of features that are supported and
the features that are not supported is provided in Table 7-15
Table 7-15. Declaration of Supported JESD204C Features
LETTER IDENTIFIER
FEATURE
SUPPORTED BY DEVICE?
a
8b/10b link layer
Yes
b
64b/66b link layer
Yes
c
64b/80b link layer
No
d
The command channel when using 64b/66b
or 64b/80b link layer
No
e
Forward error correction (FEC) when using
the 64b/66b or 64b/80b link layer
No
f
CRC3 when using the 64b/66b or 64b/80b
link layer
No
g
A physical SYNC pin when using the 8b/10b
link layer
Yes
h
Subclass 0
Yes
i
Subclass 1
Yes
j
Subclass 2
No
k
Lane alignment within a single link
Yes
l
Subclass 1 with support for lane alignment on
a multipoint link by means of the MULTIREF
signal
No
m
SYNC interface timing compatible with
JESD204A
Yes
n
SYNC interface timing compatible with
JESD204B
Yes
The various signals used in the JESD204C interface and the associated device pin names are summarized
briefly in Table 7-16 for reference.
Table 7-16. Summary of JESD204C Signals
SIGNAL NAME
DEVICE PIN NAMES
DESCRIPTION
Data
6SRX±, 14SRX±
High-speed serialized data after
8b/10b or 64b/66b encoding that is
received by the SerDes receivers.
DDS39RF10, DDS39RFS10
SBASB20 – SEPTEMBER 2024
www.ti.com
64
Submit Document Feedback
Copyright © 2025 Texas Instruments Incorporated
Product Folder Links: DDS39RF10 DDS39RFS10



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com