| Motore di ricerca datesheet componenti elettronici |
|
DAC39RFS10 Scheda tecnica(PDF) 98 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DAC39RFS10 Scheda tecnica(HTML) 98 Page - Texas Instruments |
|
98 / 175 page ![]() Note Only lanes 6 and 14 are connected on DDS devices. All other lanes are disconnected. Figure 7-91. LANE_ARR[15:0] Register 7 6 5 4 3 2 1 0 RESERVED LANE_ARR[n] R-00b R Table 7-63. LANE_ARR[15:0] Register Field Descriptions Bit Field Type Reset Description 7-6 RESERVED R 0h 5-0 LANE_ARR[n] R NA Returns the arrival time of lane n with respect to the internal LMFC/ LEMC that is established by SYSREF. The value returned can be between 0 and 63 (inclusive), regardless of the multiframe/EMB length. These registers are valid only when LANE_ARR_RDY =1. See Programming RBD. Note: The lane arrival data is captured when attempting to release the elastic buffer and LANE_ARR_RDY=0. All values are from the same release attempt. Note: It may be necessary to use JESD_RST when starting the link to get accurate lane arrival values. 7.5.3.31 LANE_STATUS[15:0] Register (Offset = 0150h) [Read only, reset = NA] LANE_STATUS[15:0] is a set of 16 registers showing the status of lane n. LANE_STATUS[15:0] is shown in Figure 7-92 and described in Table 7-64. Return to the Register Summary Table. SerDes Lane n Status (n = 0 - 15). LANE_STATUS[0] is at the lowest address. Note Only lanes 6 and 14 are connected on DDS devices. All other lanes are disconnected. Figure 7-92. LANE_STATUS[15:0] Register 7 6 5 4 3 2 1 0 RESERVED LANE_STATUS[n] R-00h R Table 7-64. LANE_STATUS[15:0] Register Field Descriptions Bit Field Type Reset Description 7-3 RESERVED R 00h 2 F_EMB_SYNC[n] R NA Returns 1 if logical lane n has frame or EMB synchronization. 1 CG_BK_SYNC[n] R NA Returns 1 if logical lane n has code-group or block synchronization. 0 SIG_DET[n] R NA Returns 1 if logical lane n is detecting a data signal (using loss-of- signal detector in PHY). 7.5.3.32 LANE_ERR[15:0] Register (Offset = 0160h) [reset = 00h] LANE_ERR[15:0] is a set of 16 registers reporting errors for lane n. LANE_ERR[15:0] is shown in Figure 7-93 and described in Table 7-65. DDS39RF10, DDS39RFS10 SBASB20 – SEPTEMBER 2024 www.ti.com 98 Submit Document Feedback Copyright © 2025 Texas Instruments Incorporated Product Folder Links: DDS39RF10 DDS39RFS10 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |