Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

SSM3582ACPZ-R7 Scheda tecnica(PDF) 9 Page - Analog Devices

Il numero della parte SSM3582ACPZ-R7
Spiegazioni elettronici  2×, 31.76 W, Digital Input, Filterless Stereo Class D Audio Amplifier
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

SSM3582ACPZ-R7 Scheda tecnica(HTML) 9 Page - Analog Devices

Back Button SSM3582ACPZ-R7 Datasheet HTML 5Page - Analog Devices SSM3582ACPZ-R7 Datasheet HTML 6Page - Analog Devices SSM3582ACPZ-R7 Datasheet HTML 7Page - Analog Devices SSM3582ACPZ-R7 Datasheet HTML 8Page - Analog Devices SSM3582ACPZ-R7 Datasheet HTML 9Page - Analog Devices SSM3582ACPZ-R7 Datasheet HTML 10Page - Analog Devices SSM3582ACPZ-R7 Datasheet HTML 11Page - Analog Devices SSM3582ACPZ-R7 Datasheet HTML 12Page - Analog Devices SSM3582ACPZ-R7 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 58 page
background image
Data Sheet
SSM3582A
Rev. A | Page 9 of 58
DIGITAL TIMING SPECIFICATIONS
All timing specifications are given for the default setting (I2S mode) of the serial input port.
Table 7.
Limit
Parameter
Min
Max
Unit
Description
I2C PORT
fSCL
400
kHz
SCL frequency
tSCLH
0.26
µs
SCL high
tSCLL
0.5
µs
SCL low
tSCS
0.26
µs
Setup time; relevant for repeated start condition
tSCH
0.26
µs
Hold time; after this period, the first clock is generated
tDS
50
ns
Data setup time
tDH
0.14
µs
Data hold time
tSCR
120
ns
SCL rise time
tSCF
120
ns
SCL fall time
tSDR
120
ns
SDA rise time
tSDF
120
ns
SDA fall time
tBFT
0.5
µs
Bus free time (time between stop and start)
DIGITAL INPUT TIMING SPECIFICATIONS
Table 8.
Limit
Parameter
Min
Max
Unit
Description
SERIAL PORT
tBIL
10
ns
BCLK low pulse width
tBIH
10
ns
BCLK high pulse width
tSIS
4
ns
SDATA setup; time to BCLK rising
tSIH
4
ns
SDATA hold; time from BCLK rising
tLIS
5
ns
FSYNC setup time to BCLK rising
tLIH
5
ns
FSYNC hold time to BCLK rising
tBP
20
ns
Minimum BCLK period
Digital Timing Diagrams
tSCH
tSCS
tBFT
tSCF
tDS
tSCLL
tSCR
tDH
tSCLH
tSCH
STOP
CONDITION
START
CONDITION
SDA
SCL
tSDF
tSDR
Figure 2. I2C Port Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com