RA4L1 datasheet(105/125 Pages) RENESAS

105 / 125 page

2.12.4

Capacitor Split Method (VCC Reference)

(1) 1/3 bias method

Table 2.73

Capacitor split method LCD characteristics (1)

Conditions: VCC = AVCC = 2.2 V to 3.6 V, VSS = AVSS = 0 V

Parameter

Symb

Conditions

Min

Typ

Max

Unit

Test

conditions

VL4 voltage

VL4

C1 to C4*2 = 0.47 µF

—

VCC

—

VL2 voltage

VL2

C1 to C4*2 = 0.47 µF

2 / 3 × VL4 -

2 / 3 × VL4

2 / 3 × VL4 +

—

VL1 voltage

VL1

C1 to C4*2 = 0.47 µF

1 / 3 × VL4 -

1 / 3 × VL4

1 / 3 × VL4 +

—

Capacitor split wait

time*1

tWAIT

—

100

—

Figure 2.71

Note:

Bit [7] (MDSET[2]) of register VLCD is set to 0 and bits [7:6] (MDSET[1:0]) of register LCDM0 are set to 10 for capacitor split

method (VCC reference).

Note 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

Note 2. This is a capacitor that is connected between the voltage pins that are used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND

C4: A capacitor connected between VL4 and GND

C1 = C2 = C3 = C4 = 0.47 µF ±30%

VLCON

tVLS1, tVL2S, tVL4S

LCDON

tVLWT, tWAIT

000b

001b, 101b, 010b or 110b

MDSET[2:0]

Figure 2.71

LCD reference voltage setup time, voltage boosting wait time, and capacitor split wait time

2.12.5

Capacitor Split Method (VL4 Reference)

(1) 1/3 bias method

Table 2.74

Capacitor split method LCD characteristics (3)

Conditions: VCC = AVCC = 3.2 V to 3.6 V, VSS = AVSS = 0 V

Parameter

Symbol

Conditions

Min

Typ

Max

Unit

Test conditions

VL4 voltage

VL4

C1 to C4*2 = 0.47 µF

2.89

3.04

3.20

—

VL2 voltage

VL2

C1 to C4*2 = 0.47 µF

1.89

2.03

2.17

—

VL1 voltage

VL1

C1 to C4*2 = 0.47 µF

0.94

1.01

1.08

—

Reference voltage

setup time*3

tVL4S

—

Figure 2.71

Capacitor split wait

time*1

tWAIT

—

100

—

Figure 2.71

Note 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

Note 2. This is a capacitor that is connected between the voltage pins that are used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

RA4L1 Datasheet

2. Electrical Characteristics

R01DS0447EJ0131 Rev.1.31

May 26, 2026

Page 105 of 125

RA4L1 Scheda tecnica(PDF) 105 Page - Renesas Technology Corp

RA4L1 Scheda tecnica(HTML) 105 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL