R5F566TFCDFB datasheet(114/151 Pages) RENESAS

114 / 151 page

R01DS0315EJ0130 Rev.1.30

Page 114 of 151

Oct 06, 2023

RX66T Group

2. Electrical Characteristics

Note 1. tPAcyc: PCLKA cycle, tPBcyc: PCLKB cycle

Table 2.40

Simple SPI Timing

Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,

VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, Ta = Topr,

ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz,

Output load conditions: VOH = 0.5 × VCC, VOL = 0.5 × VCC, C = 30 pF,

High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item

Symbol

Min.

Max.

Unit*1

Test

Conditions

Simple

SPI

(SCI11)

SCK clock cycle output (master)

tSPcyc

65536

tPAcyc

Figure 2.48

SCK clock cycle input (slave)

—

SCK clock high pulse width

tSPCKWH

0.4

0.6

tSPcyc

SCK clock low pulse width

tSPCKWL

0.4

0.6

tSPcyc

SCK clock rise/fall time

tSPCKr, tSPCKf

—20

Data input setup time

tSU

33.3

—

Figure 2.49 to

Figure 2.52

Data input hold time

33.3

—

SS input setup time

tLEAD

1—

tSPcyc

SS input hold time

tLAG

1—

tSPcyc

Data output delay time

tOD

—

33.3

Data output hold time

tOH

–10

—

Data rise/fall time

tDr, tDf

—

16.6

SS input rise/fall time

tSSLr, tSSLf

—

16.6

Slave access time

tSA

—7

tPAcyc

Figure 2.51,

Figure 2.52

Slave output release time

tREL

—7

tPAcyc

Simple

SPI

(SCI1,

SCI5,

SCI6,

SCI8,

SCI9,

SCI12)

SCK clock cycle output (master)

tSPcyc

65536

tPBcyc

Figure 2.48

SCK clock cycle input (slave)

—

SCK clock high pulse width

tSPCKWH

0.4

0.6

tSPcyc

SCK clock low pulse width

tSPCKWL

0.4

0.6

tSPcyc

SCK clock rise/fall time

tSPCKr, tSPCKf

—20

Data input setup time

tSU

33.3

—

Figure 2.49 to

Figure 2.52

Data input hold time

33.3

—

SS input setup time

tLEAD

1—

tSPcyc

SS input hold time

tLAG

1—

tSPcyc

Data output delay time

tOD

—

33.3

Data output hold time

tOH

–10

—

Data rise/fall time

tDr, tDf

—

16.6

SS input rise/fall time

tSSLr, tSSLf

—

16.6

Slave access time

tSA

—7

tPBcyc

Figure 2.51,

Figure 2.52

Slave output release time

tREL

—7

tPBcyc

R5F566TFCDFB Scheda tecnica(PDF) 114 Page - Renesas Technology Corp

R5F566TFCDFB Scheda tecnica(HTML) 114 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL