Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

R5F566TFCDFB Scheda tecnica(PDF) 113 Page - Renesas Technology Corp

Il numero della parte R5F566TFCDFB
Spiegazioni elettronici  Renesas MCUs
PDF  151 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F566TFCDFB Scheda tecnica(HTML) 113 Page - Renesas Technology Corp

Back Button R5F566TFCDFB Datasheet HTML 109Page - Renesas Technology Corp R5F566TFCDFB Datasheet HTML 110Page - Renesas Technology Corp R5F566TFCDFB Datasheet HTML 111Page - Renesas Technology Corp R5F566TFCDFB Datasheet HTML 112Page - Renesas Technology Corp R5F566TFCDFB Datasheet HTML 113Page - Renesas Technology Corp R5F566TFCDFB Datasheet HTML 114Page - Renesas Technology Corp R5F566TFCDFB Datasheet HTML 115Page - Renesas Technology Corp R5F566TFCDFB Datasheet HTML 116Page - Renesas Technology Corp R5F566TFCDFB Datasheet HTML 117Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 151 page
background image
R01DS0315EJ0130 Rev.1.30
Page 113 of 151
Oct 06, 2023
RX66T Group
2. Electrical Characteristics
Note 1. Cb is the total capacitance of the bus lines.
Note 2. tPcyc: For SCI11, this is the period of PCLKA, and for SCI1, 5, 6, 8, 9, and 12, this is the period of PCLKB.
Figure 2.47
Simple IIC Bus Interface Input/Output Timing
Table 2.39
Simple IIC Timing
Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V,
VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, Ta = Topr,
ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).
Item
Symbol*1
Min.
Max.*2
Unit
Test Conditions
Simple IIC
(Standard-mode)
SSDA input rise time
tSr
—
1000
ns
Figure 2.47
SSDA input fall time
tSf
—
300
SSCL, SSDA input spike pulse removal time
tSP
04 × tPcyc
Data input setup time
tSDAS
250
—
Data input hold time
tSDAH
0—
SSCL, SSDA capacitive load
Cb
—
400
pF
Simple IIC
(Fast-mode)
SSDA input rise time
tSr
—
300
ns
SSDA input fall time
tSf
—
300
SSCL, SSDA input spike pulse removal time
tSP
04 × tPcyc
Data input setup time
tSDAS
100
—
Data input hold time
tSDAH
0—
SSCL, SSDA capacitive load
Cb
—
400
pF
SSDAn
(n = 1, 5, 6, 8, 9, 11, 12)
SSCLn
(n = 1, 5, 6, 8, 9, 11, 12)
VIH
VIL
tSTAH
tSCLH
tSCLL
P*1
S*
1
tSf
tSr
tSCL
tSDAH
tSDAS
tSTAS
tSP
tSTOS
P*1
tBUF
Test conditions
VIH = 0.7 × VCC, VIL = 0.3 × VCC
VOL = 0.6 V, IOL = 6 mA
VOL = 0.4 V, IOL = 3 mA
Sr*1
Note 1. S, P, and Sr indicate the following conditions.
S: Start condition
P: Stop condition
Sr: Restart condition



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com