 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
R8C Scheda tecnica(PDF) 106 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R8C Scheda tecnica(HTML) 106 Page - Renesas Technology Corp |
|
|
106 / 199 page  R8C/10 Group 13.1 Clock Synchronous Serial I/O Mode Rev.1.20 Jan 27, 2006 page 96 of 180 REJ09B0019-0120 Figure 13.6 Transmit and Receive Operation • Example of transmit timing (when internal clock is selected) Stopped pulsing because the TE bit = 0 Write data to U0TB register Tc = TCLK = 2(n + 1) / fi fi: frequency of U0BRG count source (f1SIO, f8SIO, f32SIO) n: value set to U0BRG register “0” “1” “0” “1” “0” “1” “0” “1” Transferred from U0TB register to UART0 transmit register The above timing diagram applies to the case where the register bits are set as follows: • U0MR register CKDIR bit = 0 (internal clock) • U0C0 register CKPOL bit = 0 (transmit data output at the falling edge and receive data taken in at the rising edge of the transfer clock) • U0IRS bit = 0 (an interrupt request occurs when the transmit buffer becomes empty): Set to “0” when interrupt request is accepted, or set by a program Transfer clock U0C1 register TE bit U0C1 register TI bit CLK0 TxD0 U0C0 register TXEPT bit S0TIC register IR bit D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 Tc TCLK Write dummy data to U0TB register Transferred from U0TB register to UART0 transmit register fEXT: frequency of external clock U0C1 register TE bit CLK0 RxD0 U0C1 register RI bit “0” “1” “0” “1” U0C1 register RE bit “0” “1” S0RIC register IR bit “0” “1” Make sure the following conditions are met when input to the CLK0 pin before receiving data is high: • U0C1 register TE bit = 1 (transmit enabled) • U0C1 register RE bit = 1 (receive enabled) • Write dummy data to the U0TB register Receive data is taken in Read out from U0RB register Transferred from UART0 receive register to U0RB register Set to “0” when interrupt request is accepted, or set by a program The above timing diagram applies to the case where the register bits are set as follows: • U0MR register CKDIR bit = 1 (external clock) • U0C0 register CKPOL bit = 0 (transmit data output at the falling edge and receive data taken in at the rising edge of the transfer clock) 1 / fEXT D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 “0” “1” U0C1 register TI bit • Example of receive timing (when external clock is selected) |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
