R8C datasheet(119/199 Pages) RENESAS

119 / 199 page

R8C/10 Group

Rev.1.20 Jan 27, 2006

page 109 of 180

REJ09B0019-0120

14.2 Repeat Mode

In repeat mode, the input voltage on one selected pin is A/D converted repeatedly. Table 14.3 lists the

specifications of repeat mode. Figure 14.5 shows the ADCON0 and ADCON1 registers in repeat

mode.

AD control register 0(1)

SymbolAddressAfter reset

ADCON000D616

00000XXX2

b7 b6 b5 b4 b3 b2 b1 b0

Analog input pin select

bit(2)

0 0 0 : AN0 is selected

0 0 1 : AN1 is selected

0 1 0 : AN2 is selected

0 1 1 : AN3 is selected

1 0 0 : AN4 is selected

1 0 1 : AN5 is selected

1 1 0 : AN6 is selected

1 1 1 : AN7 is selected

CH0

Bit symbolBit name

Function

CH1

CH2

AD operation mode select

bit(2)

1 : Repeat mode

ADST

A/D conversion start flag

0 : A/D conversion disabled

1 : A/D conversion started

Frequency select bit 0(3)

0 : fAD/4 is selected

1 : fAD/2 is selected

CKS0

AD control register 1(1)

Symbol

AddressAfter reset

ADCON100D716

0016

Bit name

Function

Bit symbol

b7 b6 b5 b4 b3 b2 b1 b0

b2 b1 b0

NOTES:

1. If the ADCON0 register is rewritten during A/D conversion, the conversion result is indeterminate.

2. When changing A/D operation mode, set analog input pin again.

3. This bit is valid when the CKS1 bit in the ADCON1 register is set to “0”.

NOTES:

1. If the ADCON1 register is rewritten during A/D conversion, the conversion result is indeterminate.

2. In repeat mode, the BITS bit must be set to “0” (8-bit mode).

3. The

φAD frequency must be 10 MHz or less.

4. If the VCUT bit is reset from “0” (Vref unconnected) to “1” (Vref connected), wait for 1 µs or more before starting A/D

conversion.

BITS

8/10-bit mode select

bit(2)

0 : 8-bit mode

VCUT

Vref connect bit(4)

1 : Vref connected

Frequency select

bit 1(3)

0 : CKS0 bit in ADCON0 register is valid

1 : fAD is selected

CKS1

Must set to “0”

Reserved bit

(b4)

Must set to “0”

Reserved bit

(b5)

Must set to “0”

Reserved bit

(b2-b0)

Must set to “0”

Reserved bit

(b6-b7)

Figure 14.5 ADCON0 Register and ADCON1 Register in Repeat Mode

Item

Specification

Function

Input voltage on one pin selected by CH2 to CH0 bits is A/D converted repeatedly

Start condition

Set ADST bit to “1”

Stop condition

Set ADST bit to “0”

Interrupt request generation timing

None generated

Input pin

One of AN0 to AN7, as selected

Reading of result of A/D converter

Read AD register

Table 14.3 Repeat Mode Specifications

14.2 Repeat Mode

R8C Scheda tecnica(PDF) 119 Page - Renesas Technology Corp

R8C Scheda tecnica(HTML) 119 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL