M32CSLASH86 datasheet(97/505 Pages) RENESAS

97 / 505 page

Page 74

9. Clock Generation Circuit

)

(

Figure 9.3 CM1 Register

CM10

(b4 - b1)

(b5)

(b6)

CM17

System Clock Control Register 1(1)

Reserved Bit

All Clock Stop Control

Bit(2, 5)

Reserved Bit

CPU Clock Select

Bit 1(4,5)

Set to "0"

Set to "1"

0 : Clock oscillates

1 : All clocks stop (stop mode)(3)

0 : Main clock

1 : PLL clock

Symbol

Address

After Reset

CM1

000716

0010 00002

Function

Bit Name

Bit

Symbol

NOTES:

1. Rewrite the CM1 register after the PRC0 bit in the PRCR register is set to "1" (write enable).

2. When the CM10 bit is set to "1", the clock applied to XOUT becomes "H" and the built-in feedback

resistor is disabled. XIN, XCIN and XCOUT are placed in high-impedance states.

3. When the CM10 bit is set to "1", the MCD4 to MCD0 bits in the MCD register are set to "010002"

(divide-by-8 mode). When the CM20 bit is set to "1" (oscillation stop detect function enabled) or the

CM21 bit to "1" (on-chip oscillator selected), do not set the CM10 bit to "1".

4. The CM17 bit setting is enabled only when the CM21 bit in the CM2 register is set to "0". Use the

procedure shown in Figure 9.12 to set the CM17 bit to "1".

5. If the PM21 bit in the PM2 register is set to "1" (clock change disable), the CM10 and CM17 bits do

not change when written.

If the PM22 bit in the PM2 register is set to "1" (on-chip oscillator clock as watchdog timer count

source), the CM10 bit setting does not change when written.

M32C/86 Scheda tecnica(PDF) 97 Page - Renesas Technology Corp

M32C/86 Scheda tecnica(HTML) 97 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL