M32CSLASH86 datasheet(98/505 Pages) RENESAS

98 / 505 page

Page 75

9. Clock Generation Circuit

)

(

Figure 9.4 MCD Register

MCD0

MCD1

MCD2

MCD3

MCD4

(b7 - b5)

Main Clock Division Register(1)

Main Clock Division

Select Bit(2, 4)

1 0 0 1 0 : Divide-by-1(no division)

mode

0 0 0 1 0 : Divide-by-2 mode

0 0 0 1 1 : Divide-by-3 mode

0 0 1 0 0 : Divide-by-4 mode

0 0 1 1 0 : Divide-by-6 mode

0 1 0 0 0 : Divide-by-8 mode

0 1 0 1 0 : Divide-by-10 mode

0 1 1 0 0 : Divide-by-12 mode

0 1 1 1 0 : Divide-by-14 mode

0 0 0 0 0 : Divide-by-16 mode

Symbol

Address

After Reset

MCD

000C16

XXX0 10002

Function

Bit Name

Bit

Symbol

NOTES:

1. Rewrite the MCD register after the PRC0 bit in the PRCR register is set to "1" (write enable).

2. When the microcomputer enters stop mode or low-power consumption mode, the MCD4 to MCD0 bits

are set to "010002".

The MCD4 to MCD0 bits are not set to "010002" even if the CM05 bit in the CM0 register is set to "1"

(XIN-XOUT stopped) in on-chip oscillator mode.

3. Bit combinations cannot be set not listed above.

4. Access CAN-associated register addresses after setting the MCD4 to MCD0 bits are set to "100102",

when the PM24 bit in the PM2 register is set to "0" (clock selected by the CM07 bit).

(Note 3)

b4 b3 b2 b1 b0

Reserved Bit

When read,

its content is indeterminate

M32C/86 Scheda tecnica(PDF) 98 Page - Renesas Technology Corp

M32C/86 Scheda tecnica(HTML) 98 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL