| Motore di ricerca datesheet componenti elettronici |
|
3819 Scheda tecnica(PDF) 38 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
3819 Scheda tecnica(HTML) 38 Page - Renesas Technology Corp |
|
38 / 218 page ![]() 24 3819 Group SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 13 Serial I/O block diagram 1/8 1/128 1/64 1/32 1/16 SI/O automatic transfer RAM (0F0016 to 0F1F16) Main data bus Local data bus Main address bus Local address bus SI/O automatic transfer controller SI/O automatic transfer data pointer Serial I/O automatic transfer interrupt request SI/O automatic transfer interval register 1/256 Internal synchronous clock selection bit Synchronous clock selection bit “1” “0” Internal system clock selection bit External clock (Note) SRDY1 P67 latch CS Serial I/O counter 1(3) Serial I/O shift register 1(8) “0” P66 latch “1” Serial I/O1 port selection bit P65 latch “0” “1” Serial I/O1 port selection bit Address decorder Synchronization circuit Serial I/O1 interrupt request “0” “1” XIN XCIN P66/SCLK11 P65/SOUT1 P64/SIN1 P67/SRDY1/ CS/SCLK12 1/8 1/128 1/64 1/32 1/16 1/256 Internal synchronous clock selection bit Synchronous clock selection bit “1” “0” External clock SRDY2 P53 latch SRDY2 output selection bit Serial I/O counter 2(3) Serial I/O shift register 2(8) “0” “1” Serial I/O2 port selection bit P51 latch “0” “1” Serial I/O2 port selection bit Serial I/O2 interrupt request “0” P52/SCLK2 P51/SOUT2 P50/SIN2 P53/SRDY2 “1” Synchronization circuit P52 latch 1/8 1/128 1/64 1/32 1/16 1/256 Internal synchronous clock selection bit “1” “0” External clock SRDY3 P57 latch SRDY2 output selection bit Serial I/O counter 3(3) Serial I/O shift register 3(8) “0” “1” Serial I/O3 port selection bit P55 latch “0” “1” Serial I/O3 port selection bit Serial I/O3 interrupt request “0” P56/SCLK3 P55/SOUT3 P54/SIN3 P57/SRDY3 “1” Synchronization circuit P56 latch Note: Selected with the synchronous clock selection bit, SRDY1 output selection bit, serial I/O1 port selection bit (these 3 bits are of the serial I/O1 control register), automatic transfer control bit, and synchronous clock output pin selection bit (these 2 bits are ofthe serial I/O automatic transfer register). |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |