AD9548SLASHPCBZ datasheet(72/112 Pages) AD

72 / 112 page

AD9548

Rev. 0 | Page 72 of 112

Table 45. Nominal System Clock (SYSCLK) Period1

Address

Bits

Bit Name

Description

0103

[7:0]

System clock period

(expressed in

femtoseconds)

System clock period, Bits[7:0]

0104

[7:0]

System clock period, Bits[15:8]

0105

[7:5]

Unused

[4:0]

System clock period

System clock period, Bits[20:16]

1 Units are femtoseconds. The default value is 0x0F424 = 1,000,000 (1 ns) and implies a system clock frequency of 1 GHz.

Table 46. System Clock Stability Period1

Address

Bits

Bit Name

Description

0106

[7:0]

System clock stability

period

System clock stability period, Bits[7:0] (default = 0x01)

0107

[7:0]

System clock stability period, Bits[15:8] (default = 0x00)

0108

[7:4]

Unused

[3:0]

System clock stability

period

System clock stability period, Bits[19:16] (default = 0x0)

(default period = 0x00001, or 1 ms)

1 Units are milliseconds. The default value is 0x000001 = 1 (1 ms).

GENERAL CONFIGURATION (REGISTER 0200 TO REGISTER 0214)

Table 47. Multifunction Pin (M0 to M7) Control1

Address

Bits

Bit Name

Description

0200

[7]

M0 in/out

In/out control for the M0 pin

0 (default) = input (control pin)

1 = output (status pin)

[6:0]

M0 function

See Table 24 and Table 25 (default = 0xb0000000)

0201

[7]

M1 in/out

In/out control for the M1 pin (same as M0)

[6:0]

M1 function

See Table 24 and Table 25 (default = 0xb0000000)

0202

[7]

M2 in/out

In/out control for the M2 pin (same as M0)

[6:0]

M2 function

See Table 24 and Table 25 (default = 0xb0000000)

0203

[7]

M3 in/out

In/out control for the M3 pin (same as M0)

[6:0]

M3 function

See Table 24 and Table 25 (default = 0xb0000000)

0204

[7]

M4 in/out

In/out control for the M4 pin (same as M0)

[6:0]

M4 function

See Table 24 and Table 25 (default = 0xb0000000)

0205

[7]

M5 in/out

In/out control for the M5 pin (same as M0)

[6:0]

M5 function

See Table 24 and Table 25 (default = 0xb0000000)

0206

[7]

M6 in/out

In/out control for the M6 pin (same as M0)

[6:0]

M6 function

See Table 24 and Table 25 (default = 0xb0000000)

0207

[7]

M7 in/out

In/out control for the M7 pin (same as M0)

[6:0]

M7 function

See Table 24 and Table 25 (default = 0xb0000000)

1 The default setting for all the multifunction pins is as an unused control input pin.

Table 48. IRQ Pin Output Mode

Address

Bits

Bit Name

Description

0208

[7:2]

Unused

[1:0]

IRQ pin output mode

Select the output mode of the IRQ pin

00 (default) = NMOS, open drain (requires an external pull-up resistor)

01 = PMOS, open drain (requires an external pull-down resistor)

10 = CMOS, active high

11 = CMOS, active low

AD9548/PCBZ Scheda tecnica(PDF) 72 Page - Analog Devices

AD9548/PCBZ Scheda tecnica(HTML) 72 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL