PCF8533USLASH2SLASHF2 datasheet(29/45 Pages) NXP

29 / 45 page

PCF8533_4

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 04 — 5 March 2010

29 of 45

NXP Semiconductors

PCF8533

Universal LCD driver for low multiplex rates

[1]

Typical output duty cycle of 50 %.

[2]

All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to VIL and VIH with an

input voltage swing of VSS to VDD.

[3]

The corresponding frame frequency is

Pins SCL and SDA

tBUF

bus free time between a STOP and START condition

1.3

μs

tSU;STO

set-up time for STOP condition

0.6

μs

tHD;STA

hold time (repeated) START condition

0.6

μs

tSU;STA

set-up time for a repeated START condition

0.6

μs

rise time of both SDA and SCL signals

0.3

μs

fall time of both SDA and SCL signals

0.3

μs

capacitive load for each bus line

400

tw(spike)

spike pulse width

on bus

Table 17.

Dynamic characteristics …continued

VDD = 1.8 V to 5.5 V; VSS = 0 V; VLCD = 2.5 V to 6.5 V; Tamb = −40 °C to +85 °C; unless otherwise specified.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

clk 24

⁄

Fig 20. Driver timing waveforms

001aag591

tPD(drv)

tSYNC_NL

tPD(SYNC_N)

CLK

SYNC

BP0 to BP3,

and S0 to S79

tclk(H)

tclk(L)

1 / fCLK

0.7 VDD

0.3 VDD

0.7 VDD

0.3 VDD

0.5 V

(VDD = 5 V)

0.5 V

PCF8533U/2/F2 Scheda tecnica(PDF) 29 Page - NXP Semiconductors

PCF8533U/2/F2 Scheda tecnica(HTML) 29 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Scheda tecnica Scarica

Link URL