| Motore di ricerca datesheet componenti elettronici |
|
PCF8533U/2/F2 Scheda tecnica(PDF) 4 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF8533U/2/F2 Scheda tecnica(HTML) 4 Page - NXP Semiconductors |
|
4 / 45 page ![]() PCF8533_4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved. Product data sheet Rev. 04 — 5 March 2010 4 of 45 NXP Semiconductors PCF8533 Universal LCD driver for low multiplex rates 7. Functional description The PCF8533 is a versatile peripheral device designed to interface any microprocessor or microcontroller to a wide variety of LCDs. It can directly drive any static or multiplexed LCD containing up to four backplanes and up to 80 segments. The display configurations possible with the PCF8533 depend on the number of active backplane outputs required. A selection of display configurations is given in Table 4; all of these configurations can be implemented in the typical system shown in Figure 3. The host microprocessor or microcontroller maintains the 2-line I2C-bus communication channel with the PCF8533. Biasing voltages for the multiplexed LCD waveforms are generated internally, removing the need for an external bias generator. The internal oscillator is selected by connecting pin OSC to VSS. The only other connections required to complete the system are the power supplies (pins VDD, VSS and VLCD) and the LCD panel selected for the application. 7.1 Power-on reset At power-on the PCF8533 resets to the following starting conditions: 1. All backplane outputs are set to VLCD. 2. All segment outputs are set to VLCD. 3. The selected drive mode is: 1:4 multiplex with 1 ⁄ 3 bias. 4. Blinking is switched off. 5. Input and output bank selectors are reset. Table 4. Selection of display configurations Number of 8-segment alphanumeric 15-segment alphanumeric Dot matrix Backplanes Elements Digits Indicator symbols Characters Indicator symbols 4 320 40 40 20 40 320 (4 × 80) 3 240 30 30 16 16 240 (3 × 80) 2 160 20 20 10 20 160 (2 × 80) 180 10 10 5 10 80 (1 × 80) Fig 3. Typical system configuration HOST MICRO- PROCESSOR/ MICRO- CONTROLLER R tr 2Cb SDA SDAACK SCL OSC 80 segment drives 4 backplanes LCD PANEL (up to 320 elements) PCF8533 A0 A1 A2 SA0 VDD VSS VSS VDD VLCD mgl744 ≤ |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |