Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

MPC8378E Scheda tecnica(PDF) 108 Page - Freescale Semiconductor, Inc

Il numero della parte MPC8378E
Spiegazioni elettronici  PowerQUICC II Pro Processor Hardware Specifications
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  FREESCALE [Freescale Semiconductor, Inc]
Homepage  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8378E Scheda tecnica(HTML) 108 Page - Freescale Semiconductor, Inc

Back Button MPC8378E Datasheet HTML 104Page - Freescale Semiconductor, Inc MPC8378E Datasheet HTML 105Page - Freescale Semiconductor, Inc MPC8378E Datasheet HTML 106Page - Freescale Semiconductor, Inc MPC8378E Datasheet HTML 107Page - Freescale Semiconductor, Inc MPC8378E Datasheet HTML 108Page - Freescale Semiconductor, Inc MPC8378E Datasheet HTML 109Page - Freescale Semiconductor, Inc MPC8378E Datasheet HTML 110Page - Freescale Semiconductor, Inc MPC8378E Datasheet HTML 111Page - Freescale Semiconductor, Inc MPC8378E Datasheet HTML 112Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 127 page
background image
MPC8378E PowerQUICC II Pro Processor Hardware Specifications, Rev. 4
108
Freescale Semiconductor
Clocking
22 Clocking
Figure 67 shows the internal distribution of clocks within the MPC8378E.
Figure 67. MPC8378E Clock Subsystem
The primary clock source for the device can be one of two inputs, CLKIN or PCI_CLK, depending on
whether the device is configured in PCI host or PCI agent mode. When the device is configured as a PCI
host device, CLKIN is its primary input clock. CLKIN feeds the PCI clock divider (
÷2) and the
multiplexors for PCI_SYNC_OUT and PCI_CLK_OUT. The CFG_CLKIN_DIV configuration input
selects whether CLKIN or CLKIN/2 is driven out on the PCI_SYNC_OUT signal. The OCCR[PCICOEn]
parameters select whether CFG_CLKIN_DIV is driven out on the PCI_CLK_OUTn signals.
PCI_SYNC_OUT is connected externally to PCI_SYNC_IN to allow the internal clock subsystem to
synchronize to the system PCI clocks. PCI_SYNC_OUT must be connected properly to PCI_SYNC_IN,
with equal delay to all PCI agent devices in the system, to allow the device to function. When the device
is configured as a PCI agent device, PCI_CLK is the primary input clock. When the device is configured
as a PCI agent device the CLKIN signal should be tied to GND.
Core PLL
System PLL
DDR
LBIU
LSYNC_IN
LSYNC_OUT
LCLK[0:2]
MCK[0:5]
MCK[0:5]
core_clk
e300 core
csb_clk to rest
CLKIN
csb_clk
6
6
DDR
Memory
Local Bus
PCI_CLK[0:4]
PCI_SYNC_OUT
PCI_CLK/
Clock
Unit
of the device
ddr_clk
lbiu_clk
CFG_CLKIN_DIV
PCI Clock
PCI_SYNC_IN
Device
Memory
Device
/n
to local bus
memory
controller
to DDR
memory
controller
DLL
Clock
Div
/2
Divider
5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com