| Motore di ricerca datesheet componenti elettronici |
|
TLC32046MFKB Scheda tecnica(PDF) 40 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TLC32046MFKB Scheda tecnica(HTML) 40 Page - Texas Instruments |
|
40 / 56 page ![]() 4–2 DATA-DR DX DR FSX, FSR, FSD td (CH-DR) tsu (DX) D15 D14 D13 D12 D2 D1 D0 Don’t Care D0 D1 D2 D11 D12 D13 D14 D15 D0 D1 D2 D11 D12 D13 D14 D15 8 V 2 V 2 V 8 V 2 V 2 V 8 V td (CH-FL) td (CH-FH) tc (SCLK) D11 2 V SHIFT CLK Figure 4–2. Dual-Word (Telephone Interface) Mode Timing DX DR FSX, FSR† td (CH–DR) tsu (DX) Don’t Care D0 D1 D2 D11 D12 D13 D14 D15 D0 D1 D2 D11 D12 D13 D14 D15 8 V 2 V 2 V 8 V 2 V 2 V 8 V td (CH-FL) td (CH-FH) tc (SCLK) 2 V SHIFT CLK 8 V 2 V th (DX) td (CH-EL) td (CH-EH) EODX, EODR‡ Figure 4–3. Word Timing † The time between falling edges of FSR is the A/D conversion period and the time between falling edges of FSX is the D/A conversion period. ‡ In the word format, EODX and EODR go low to signal the end of a 16-bit data word to the processor. The word-cycle is 20 shift-clocks wide, giving a four-clock period setup time between data words. |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |