TLC32046MFKB datasheet(24/56 Pages) TI

24 / 56 page

2–10

2.15.3

Secondary DX Word Bit Pattern

D/A MSB

1st bit sent

1st bit sent of 2nd byte

D/A LSB

↓

↓↓

D15

D14

D13

D12

D11

D10

Table 2–3. Secondary DX Serial Communication Protocol

FUNCTIONS

D13 (MSB)-D9

→ TA , 5 bits unsigned binary (see Figure 2–1).

D6 (MSB)-D2

→ RA, 5 bits unsigned binary (see Figure 2–1).

D15, D14, D8, and D7 are unassigned.

D14 (sign bit)-D9

→ TA′, 6 bits 2s complement (see Figure 2–1).

D7 (sign bit)-D2

→ RA′, 6 bits 2s complement (see Figure 2–1).

D15 and D8 are unassigned.

D14 (MSB)-D9

→ TB, 6 bits unsigned binary (see Figure 2–1).

D7 (MSB)-D2

→ RB, 6 bits unsigned binary (see Figure 2–1).

D15 and D8 are unassigned.

D2 = 0/1 deletes/inserts the A/D high-pass filter.

D3 = 0/1 deletes/inserts the loopback function.

D4 = 0/1 disables/enables AUX IN+ and AUX IN–.

D5 = 0/1 asynchronous/synchronous transmit and receive sections.

D6 = 0/1 gain control bits (see Table 4–1).

D7 = 0/1 gain control bits (see Table 4–1).

D9 = 0/1 delete/insert on-board second-order (sinx)/x correction filter

D10 = 0/1 output to D10OUT (dual-word (telephone interface) mode)

D11 = 0/1 output to D11OUT (dual-word (telephone interface) mode)

D8, D12–D15 are unassigned.

2.16 Reset Function

A reset function is provided to initiate serial communications between the AIC and DSP. The reset function

initializes all AIC registers, including the control register. After power has been applied to the AIC, a

negative-going pulse on RESET initializes the AIC registers to provide a 16-kHz A/D and D/A conversion

rate for a 10.368-MHz master clock input signal. Also, the pass-bands of the A/D and D/A filters are 300

Hz to 7200 Hz and 0 Hz to 7200 Hz, respectively; therefore, the filter bandwidths are half those shown in

the filter transfer function specification section. The AIC, except the CONTROL register, is initialized as

follows (see AIC DX Data Word Format section):

INITIALIZED VALUE (HEX)

′

The CONTROL register bits are reset as follows (see Table 2–3):

D11 = 0, D10 = 0, D9 = 1, D7 = 1, D6 = 1, D5 = 1, D4 = 0, D3 = 0, D2 = 1

This initialization allows normal serial port communications to occur between the AIC and the DSP. If the

transmit and receive sections are configured to operate synchronously and the user wishes to program

different conversion rates, only the TA, TA

′, and TB register need to be programmed. Both transmit and

receive timing are synchronously derived from these registers (see the Terminal Functions and DX Serial

Data Word Format sections).

Figure 2–3 shows a circuit that provides a reset on power-up when power is applied in the sequence given

in the power-up sequence section. The circuit depends on the power supplies reaching their recommended

values a minimum of 800 ns before the capacitor charges to 0.8 V above DGTL GND.

TLC32046MFKB Scheda tecnica(PDF) 24 Page - Texas Instruments

TLC32046MFKB Scheda tecnica(HTML) 24 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Scheda tecnica Scarica

Link URL