Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

C161PI Scheda tecnica(PDF) 47 Page - Infineon Technologies AG

Il numero della parte C161PI
Spiegazioni elettronici  16-Bit Single-Chip Microcontroller
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  INFINEON [Infineon Technologies AG]
Homepage  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C161PI Scheda tecnica(HTML) 47 Page - Infineon Technologies AG

Back Button C161PI Datasheet HTML 43Page - Infineon Technologies AG C161PI Datasheet HTML 44Page - Infineon Technologies AG C161PI Datasheet HTML 45Page - Infineon Technologies AG C161PI Datasheet HTML 46Page - Infineon Technologies AG C161PI Datasheet HTML 47Page - Infineon Technologies AG C161PI Datasheet HTML 48Page - Infineon Technologies AG C161PI Datasheet HTML 49Page - Infineon Technologies AG C161PI Datasheet HTML 50Page - Infineon Technologies AG C161PI Datasheet HTML 51Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 82 page
background image
&3,
Data Sheet
45
1999-07
AC Characteristics
Definition of Internal Timing
The internal operation of the C161PI is controlled by the internal CPU clock f
CPU. Both
edges of the CPU clock can trigger internal (e.g. pipeline) or external (e.g. bus cycles)
operations.
The specification of the external timing (AC Characteristics) therefore depends on the
time between two consecutive edges of the CPU clock, called “TCL” (see figure below).
Figure 11
Generation Mechanisms for the CPU Clock
The CPU clock signal
I
CPU can be generated from the oscillator clock signal IOSC via
different mechanisms. The duration of TCLs and their variation (and also the derived
external timing) depends on the used mechanism to generate
I
CPU. This influence must
be regarded when calculating the timings for the C161PI.
Note: The example for PLL operation shown in the fig. above refers to a PLL factor of 4.
The used mechanism to generate the CPU clock is selected during reset via the logic
levels on pins P0.15-13 (P0H.7-5).
The table below associates the combinations of these three bits with the respective clock
generation mode.
TCL TCL
TCL TCL
I&38
I26&
I&38
I26&
3KDVH/RFNHG/RRS2SHUDWLRQ
'LUHFW&ORFN'ULYH
TCL
TCL
I&38
I26&
3UHVFDOHU2SHUDWLRQ



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com